- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372985 > ZPSD503B1-70U Fast Recovery Glass Passivated Rectifier Diodes PDF資料下載
參數(shù)資料
| 型號(hào)： | ZPSD503B1-70U |
| 英文描述： | Fast Recovery Glass Passivated Rectifier Diodes |
| 中文描述： | 現(xiàn)場(chǎng)可編程外圍 |
| 文件頁(yè)數(shù)： | 111/153頁(yè) |
| 文件大小： | 1036K |
| 代理商： | ZPSD503B1-70U |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
PSD5XX Famly
108
12.1 Reset Input
The reset input to the PSD5XX (RESET) is an active low signal which resets some of
the internal devices and configuration registers. The Timing Diagram in the AC/DC
characterization section shows the reset signal timing requirement. The active low range has
a minimum T1 duration. After the rising edge of RESET, the PSD5XX remains in
reset during T2 range. (See Figure 59). The PSD5XX must be reset at power up before it
can be used.
12.2 ZPLDand Memory During Reset
While the Reset Input is active, the ZPLD generates outputs as defined in the PSDabel
equations. The EPROM and SRAM blocks respond to the microcontroller bus cycle during
reset, but the data is not guaranteed.
12.3 Register Values During and After Reset
Table 34 summarizes the status of the volatile register values during and after reset. The
default values of the volatile registers are “0” after reset.
12.4 ZPLDMacrocell Initialization
The D flip flops in the macrocells in the GPLD can be cleared by:
J
A product term (.RE) defined by the user, in PSDabel or
J
The MACRO-RST (Reset) input, enabled and defined in PSDabel.
The Timer and Interrupt Controller macrocells in the PPLD are always cleared by the
Reset input.
Register Name
Control
Data Out (data or address)
Direction
Open Drain
Page Register
PMMR0, PMMR1
VM
DLCY
CMD0 – CMD3
Status Flags
Global Command
Device
Reset State
Port A, B, C, D, E
Port A, B, C, D, E
Port A, B, C, D, E
Port C, D
Page Logic
Power Management Unit
Volatile Memory
Timer
Timer
Timer
Timer
Set to “0” (Address Out Mode)
Set to “0”
Set to “0” – Input Mode
Set to “0” – CMOS Outputs
Set to “0”
Set to “0”
Set to “0”
Set to “0”
Set to “0”, Clear
Set to “0”, Clear
Set to “0”, Clear
IMG0 – IMG3,
CNTR0 – CNTR3
Timer
Undefined
Interrupt
Interrupt Controller
Set to “0”, Disabled
System
Configuration
(Cont.)
Table 34. Registers Reset Values
Port Configuration
Port I/O
ZPLD Output
Address Out
Data Port
Reset
Input
Active
Tri-stated
Tri-stated
Standby Mode
Unchanged
Depend on Inputs to the ZPLD
Not Defined
Tri-stated
Depending on Status of
Clock Input to the Counter/Timer
Tri-state
Special Function Out
Tri-stated
Peripheral I/O
Tri-stated
Table 35. I/OPin Status During Reset and Standby Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD503B1-70UI | Fast Recovery Glass Passivated Rectifier Diodes |
| ZPSD503B1-90J | Fast Recovery Glass Passivated Rectifier Diodes |
| ZPSD503B1-90JI | Fast Recovery Glass Passivated Rectifier Diodes |
| ZPSD503B1-90LI | Field-Programmable Peripheral |
| ZPSD503B1-90LM | Field-Programmable Peripheral |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD503B1-C-15L | 制造商:WSI 功能描述: |
| ZPSD512B1-C-90UI | 制造商:WSI 功能描述: |
| ZPSD513B1-C-15L | 制造商:WSI 功能描述: |
| ZPSD602E1-15L | 制造商:WSI 功能描述: |
| ZPSD611E1-15J | 制造商:WSI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。