參數(shù)資料
型號: ZPSD502B1-90U
英文描述: Avalanche Bridge Rectifiers
中文描述: 現(xiàn)場可編程外圍
文件頁數(shù): 82/153頁
文件大?。?/td> 1036K
代理商: ZPSD502B1-90U
PSD5XX Famly
79
DLCY
Scale Bit
DIV
0
1
2
3
4
5
6
7
8
9
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
DLCY
Scale Bit
DIV
1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
40
48
56
64
72
80
88
96
104
112
120
128
136
144
152
160
168
176
184
192
200
208
216
224
232
240
248
256
264
272
280
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Table 22. DLCY, Scale Bit and DIV to Generate Dfferent Clock Dvisions
Sample Calculation of Timer Input Clock
External input clock to the PSD5XX is 8 MHz.
If required Counter/Timers 0 – 3 count frequency is 1 MHz then
The Counter/Timer CLOCK Input
(External Clock input)
=
(DIV)
8 MHz
(DIV)
1 MHz =
=
>
(DIV) = 8
Therefore from Table 22 when (DIV) = 8, the Scale-Bit in the “Global Command Register” is
set to a 0 and the DLCY register to a value of 4.
Counter/Timer
Operation
(Cont.)
Counter/Timer Clock Input
(Cont.)
相關PDF資料
PDF描述
ZPSD502B1-90UI Avalanche Bridge Rectifiers
ZPSD503B1-12J Avalanche Bridge Rectifiers
ZPSD503B1-12JI Avalanche Bridge Rectifiers
ZPSD503B1-12LI Avalanche Bridge Rectifiers
ZPSD503B1-12LM Avalanche Bridge Rectifiers
相關代理商/技術參數(shù)
參數(shù)描述
ZPSD503B1-C-15L 制造商:WSI 功能描述:
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述: