- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372987 > ZPSD501B1-C-70L (意法半導(dǎo)體) Low Cost Field Programmable Microcontroller Peripherals PDF資料下載
參數(shù)資料
| 型號： | ZPSD501B1-C-70L |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Low Cost Field Programmable Microcontroller Peripherals |
| 中文描述： | 低成本現(xiàn)場可編程微控制器外圍設(shè)備 |
| 文件頁數(shù)： | 87/153頁 |
| 文件大?。?/td> | 1036K |
| 代理商： | ZPSD501B1-C-70L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁
PSD5XX Famly
84
9.6.2.2 Command Registers for Counter/Timers CMD0, CMD1, CMD2, CMD3:
Each of the Counter/Timer units (CTU) has one Command Register associated with it.
A description of these various CTU command bits is provided below. Refer to CSIOP
Tables 23 and 24 for their addresses and selection details. Figure 43 describes the
Command Register bits.
The following is the description of Counter/Timer0 CMD0 register bits. Bits in CMD1, CMD2
and CMD3 have similar descriptions. Refer to Figure 43 also.
Counter/Timer
Registers
(Cont.)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Enable/
Disable
Using
Pin,
PPLD
Macrocell
or
Software
Software
Gating
Bit for
Load/
Store cmd
Using Pin
or PPLD
Macrocell
Pin/
PPLD
Macrocell
Input
Polarity
Output
Polarity
Select
Counter
Increment/
Decrement
Mode
Select
NOTES:
1. At RESET these bits come up as 0s.
2. In WatchDog Mode, CMD2 register bits are Don’t Cares.
Mode Select Bit (0):
This bit selects the Counter/Timer0 operation mode. After
RESET Counter/Timer0 initializes in waveform/event count
mode. When this bit is set to
1: The Counter/Timer0 operates in Pulse/Time capture
modes.
0: The Counter/Timer0 operates in Waveform/Event count
modes.
NOTE:
See Table 24 for details of Timer mode set up.
Increment/Decrement Bit (1):
This bit is used to set the Counter/Timer in increment or
decrement mode. The RESET state is Decrement mode.
When this bit is set to
1: The Counter/Timer0 is in increment mode.
0: The Counter/Timer0 is in decrement mode.
NOTE:
In WatchDog mode Counter #2 is in decrement
mode only.
Select Counter Bit (2):
This bit is used to select or deselect Counter/Timer0.
At RESET this bit initializes as 0 which means
Counter/Timer0 is deselected. When this bit is set to
1: Counter/Timer0 is selected (counting enabled).
0: Counter/Timer0 is deselected (counting disabled).
After a Counter/Timer is started by the Global Command Register, it can be re-configured by
changing the individual Command Register. The steps to re-configure a Counter/Timer are:
1. Disable the Counter/Timer by writing a “0” to the Select Counter Bit (bit 2) of the
Command Register.
2. Change the Counter/Timer configuration by writing the new value (bit 2 remains at “0”)
to the Command Register.
3. Enable the Counter/Timer again by writing the new value with bit 2 set to “1” to the
Command Register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD511B1-C-70L | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD501B1V-C-20J | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD502B1V-C-20J | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD503B1V-C-20J | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD511B1V-C-20J | ER 2C 2#16S SKT RECP WALL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD503B1-C-15L | 制造商:WSI 功能描述: |
| ZPSD512B1-C-90UI | 制造商:WSI 功能描述: |
| ZPSD513B1-C-15L | 制造商:WSI 功能描述: |
| ZPSD602E1-15L | 制造商:WSI 功能描述: |
| ZPSD611E1-15J | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。