參數(shù)資料
型號(hào): ZPSD412A0-C-90UI
廠商: 意法半導(dǎo)體
英文描述: ROCKER SWITCH, SPST, GREY; Switch function type:SPST; Current, contact AC max:16A; Temp, op. max:85(degree C); Width, panel cutout:34.5mm; Length, panel cut-out:23.5mm; Colour:Grey Body, Chrome Actuator; Current, contact @ contact RoHS Compliant: Yes
中文描述: 低成本現(xiàn)場可編程微控制器外圍設(shè)備
文件頁數(shù): 33/123頁
文件大小: 657K
代理商: ZPSD412A0-C-90UI
PSD4XX Famly
30
The PSD4XX
Architecture
(cont.)
9.1.2.4 Port B Macrocell Structure
Figure 16 shows the PB Macrocell block, which consists of 8 identical macrocells. Each
macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and
MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes
directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin
except it is user configurable.
The circuit of a PB Macrocell is shown in Figure 17. There are 10 product terms from the
GPLD’s AND ARRAY as inputs to the macrocell. Users can select the polarity of the output,
and configure the macrocell to operate as:
J
Registered Output
Select output from D flip flop.
J
Combinatorial Output
Select output from OR gate.
J
GPLD Input
Use Port B pin as dedicated input.
J
GPLD Output
Use Port B pin as dedicated output.
J
GPLD I/O
Use Port B pin as bidirectional pin.
J
Macrocell Feedback
Register feedback for state machine implementations or expander feedback
from the combinatorial output, to possibly expand the number of product terms
available to another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not
connected to a Port B pin, Port B can be configured to perform other user
defined I/O functions.
Each D flip flop in the macrocells has its own dedicated asynchronous clear, preset and
clock input. The signals are defined as follow:
J
PRESET
Active only if defined by a product term (PBx.PR)
J
CLEAR
Two selectable inputs: Reset input or user defined product term (PBx .RE)
J
CLK
Two selectable inputs – CLKIN input or user defined product term (PBx.CLK).
The macrocell is operated in Synchronous Mode if the clock input is
CLKIN, and is in Asynchronous Mode if the clock is a product-term clock
defined by the user.
相關(guān)PDF資料
PDF描述
ZPSD402A1-C-15J Low Cost Field Programmable Microcontroller Peripherals
ZPSD412A1-C-15J Low Cost Field Programmable Microcontroller Peripherals
ZPSD402A1-C-15L Low Cost Field Programmable Microcontroller Peripherals
ZPSD412A1-C-15L Low Cost Field Programmable Microcontroller Peripherals
ZPSD402A1-C-15U Low Cost Field Programmable Microcontroller Peripherals
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD412A1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
ZPSD412A1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
ZPSD412A1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
ZPSD412A1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
ZPSD412A1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral