- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30111QDG (ZARLINK SEMICONDUCTOR INC) POTS Line Card PLL PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL30111QDG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | POTS Line Card PLL |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 189K |
| 代理商： | ZL30111QDG |
ZL30111
Data Sheet
9
Zarlink Semiconductor Inc.
2.2 Digital Phase Lock Loop (DPLL)
The DPLL of the ZL30111 consists of a phase detector, a loop filter and a digitally controlled oscillator.
Phase Detector
- the phase detector compares the input reference signal to the feedback signal and provides an
error signal corresponding to the phase difference between the two.
Loop Filter
- the loop filter is similar to a first order low pass filter with a bandwidth of 922 Hz. For stability reasons,
the loop filter bandwidth for an 8 kHz reference is limited to a maximum of 58 Hz.
Digitally Controlled Oscillator (DCO)
- the DCO receives the filtered signal from the Loop Filter, and based on its
value, generates a corresponding digital output signal. The synchronization method of the DCO is dependent on
the state of the ZL30111.
In Normal Mode, the DCO provides an output signal which is frequency and phase locked to the selected input
reference signal.
In Freerun Mode, the DCO is free running with an accuracy equal to the accuracy of the OSCi 20 MHz source.
Lock Indicator
- the lock detector monitors if the output value of the phase detector is within the phase-lock-
window for a certain time. The selected phase-lock-window guarantees the stable operation of the LOCK pin with
maximum network jitter and wander on the reference input. If the DPLL goes into FreeRun mode, the LOCK pin will
initially stay high for 0.1 s. If at that point the DPLL is still in FreeRun mode, the LOCK pin will go low. In Freerun
mode the LOCK pin will go low immediately.
2.3 Frequency Synthesizers
The output of the DCO is used by the frequency synthesizer to generate the output clock which is synchronized to
the inputs (REF). The frequency synthesizer uses digital techniques to generate output clock and advanced noise
shaping techniques to minimize the output jitter. The clock and frame pulse outputs have limited driving capability
and should be buffered when driving high capacitance loads.
2.4 State Machine
As shown in Figure 1, the state machine controls the DPLL.
2.5 Master Clock
The ZL30111 can use either a clock or crystal as the master timing source. For recommended master timing
circuits, see the Applications - Master Clock section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30111QDG1 | POTS Line Card PLL |
| ZL30116 | SONET/SDH OC-48/OC-192 System Synchronizer |
| ZL30116GGG | SONET/SDH OC-48/OC-192 System Synchronizer |
| ZL30116GGG2 | SONET/SDH OC-48/OC-192 System Synchronizer |
| ZL30117 | SONET/SDH OC-48/OC-192 Line Card Synchronizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30111QDG1 | 制造商:Microsemi Corporation 功能描述:POTS LINE CARD PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC POTS LINE CARD PLL 64TQFP 制造商:Microsemi Corporation 功能描述:IC POTS LINE CARD PLL 64TQFP |
| ZL30112LDG1 | 制造商:Microsemi Corporation 功能描述:PB FREE SLIC/CODEC DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SLIC/CODEC PLL 32QFN 制造商:Microsemi Corporation 功能描述:IC SLIC/CODEC PLL 32QFN |
| ZL30113LDF1 | 制造商:Microsemi Corporation 功能描述:PB FREE RATE CONVERSION DPLL - Bulk 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SLIC/CODEC PLL 32QFN 制造商:Microsemi Corporation 功能描述:IC SLIC/CODEC PLL 32QFN |
| ZL30113LDG1 | 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SLIC/CODEC PLL 32QFN 制造商:Microsemi Corporation 功能描述:IC SLIC/CODEC PLL 32QFN |
| ZL30116 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH OC-48/OC-192 System Synchronizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。