- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10039LCF (ZARLINK SEMICONDUCTOR INC) Digital Satellite Tuner with RF Bypass PDF資料下載
參數(shù)資料
| 型號： | ZL10039LCF |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 消費家電 |
| 英文描述： | Digital Satellite Tuner with RF Bypass |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC28 |
| 封裝： | 5 X 5 MM, MO-220, QFN-28 |
| 文件頁數(shù)： | 9/35頁 |
| 文件大?。?/td> | 694K |
| 代理商： | ZL10039LCF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
ZL10039
Data Sheet
9
Zarlink Semiconductor Inc.
2.0 Register Map and Programming
The register map is arranged as 16 byte-wide read/write registers grouped by functional block. The registers may
be written to and read-back from either sequentially (for lowest overhead) or specifically (for maximum flexibility).
A significant number of bits are used for test and evaluation purposes only and are fixed at logic ‘0’ or ‘1’. The
correct programming for these test bits is shown in the table below. It is essential that these values are programmed
for correct operation. When the contents of the registers are read back the value of some bits may have changed
from their programmed value. This is due to the internal automatic control which can update registers. Any changes
can be ignored.
Read only bits are marked with an asterisk (*). Any data written to these bits will be ignored.
Registers are set to default settings on applying power. These conditions are shown below and in the applicable
tables.
X* denotes a read only test bit
Register
Block
Function
0
PLL
PLF
2
7
2
14
2
6
2
13
2
5
2
12
2
4
2
11
2
3
2
10
2
2
2
9
2
1
2
8
2
0
1
PLL
2
PLL
0
0
C1
C0
R3
R2
R1
R0
3
PLL
X*
1
0
0
0
0
0
0
4
RF Front End
X*
1
1
0
1
1
LEN
0
5
Base Band
BF7
BF6
BF5
BF4
BF3
BF2
BF1
BF0
6
Base Band
0
LF
SF
BR4
BR3
BR2
BR1
BR0
7
Base Band
BLF*
BG3
BG2
BG1
BG0
0
0
0
8
Local Oscillator
FLF*
0
1
0
0
0
0
0
9
Local Oscillator
1
0
1
0
0
0
1
0
A
Local Oscillator
1
1
1
1
0
0
0
1
B
Local Oscillator
X*
X*
1
1
1
0
0
0
C
Local Oscillator
1
1
0
1
0
0
0
0
D
Local Oscillator
X*
X*
X*
1
0
0
0
0
E
Local Oscillator
X*
X*
1
1
0
0
0
0
F
General
PD
CLR
P0
0
ZI3*
ZI2*
ZI1*
ZI0*
Table 2 - Register Map
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL10100 | Power Quality Analyzer; Bandwidth Max:60Hz; Analyzer Features:6.50x18.00x14.00 inch; Spectrum Analyzer Type:Hand Held; Voltage Rating:600V RoHS Compliant: NA |
| ZL10210 | DVB-C Cable Channel Demodulator |
| ZL10310GAC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10311GAC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10311 | Digital Television DVB-T-On-a-Chip Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10039LCF1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10039LCG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10039LCG1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Satellite Tuner with RF Bypass |
| ZL10060 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:MOPLL with IF AGC Amplifier |
| ZL10060LDF1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:MOPLL with IF AGC Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。