參數(shù)資料
型號: ZFBLEWP
英文描述: ZF-BLE Joint Detection for TD-SCDMA
中文描述: 迫零線性均衡的聯(lián)合檢測的TD - SCDMA
文件頁數(shù): 6/20頁
文件大?。?/td> 316K
代理商: ZFBLEWP
6
1.
Introduction
1.1.
Scope and Audience
This documented is targeted at wireless systems engineers who are interested in obtained
detailed knowledge in the mathematical background behind the Zero Forcing Block
Linear Equalizer (ZF-BLE) Joint Detection Algorithm used in TD-SCDMA systems. The
paper presents a very brief introduction to TD-SCDMA and the technical aspects relevant
to the discussion of the Joint Detector, including a brief signal and system model, this is
followed by a detailed description of the ZF-BLE algorithm and finally a discussion of its
implementation.
This document is targeted at systems engineers who are designing TD-SCDMA systems
who are interested in deploying the Motorola MRC6011 in their designs. It is also
targeted to applications engineers and marketing professions who want to learn more
about the broad range of applications of the Motorola RCF technology.
1.2.
Executive Summary
CDMA based systems suffer from Multiple Access Interference (MAI) and it affects all
users equally. FDD based systems attempt to deal with the problem by using detection
schemes such as the rake receiver, however these schemes are sub-optimal because they
only consider one user’s signal information and do not take into account the interference
from all other users in the system.
Joint Detection algorithms on the other hand are designed to process all users in parallel
by including the interference information from the other users. In general Joint Detection
schemes are complex and computationally intensive (complexity grows exponentially as
the number of users increases) because most of the operations are matrix and vector
based operations, as the number of the users increase, the sizes of the matrices and
vectors increases and therefore the computation power that is required to separate the
users..
TD-SCDMA however, solves this problem by limiting the number of users in a given
time slot to 16, this creates a very manageable number of users that need to be processed
in parallel, furthermore these users are also synchronized. This results in a reasonable
complexity joint detector that can be easily implemented in today’s parallel
computational architectures.
1.3.
Background
In the year 1998 the Chinese Wireless Telecommunications Standards (CWTS,
http://www.cwts.org
) put forth a proposal to the International Communications Union
(ITU) based on TDD and Synchronous CDMA technology (TD-SCDMA) for TDD. This
proposal was accepted and approved by the ITU and became part of 3GPP in March of
2001.
TD-SCDMA was incorporated as part of the TDD mode of operation in addition to the
existing TDD-CDMA mode of operation. To accommodate both modes, 3GPP now
includes a “l(fā)ow chip rate” mode of 1.28 Mcps that corresponds to the TD-SCDMA
specifications. Because of this TD-SCDMA is sometimes referred to as the low-chip rate
mode of UTRA TDD.
Table 1-1 shows where TD-SCDMA fits in relationship to other 3GPP standards
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
ZFM1H Analog IC
ZFM2H Analog IC
ZFM3H Analog IC
ZFM4H Analog IC
ZH13DL-08-10-10 Four-Channel Backlight Driver wih Dual LDO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZFBT-4R2G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:50W Surface Mount
ZFBT-4R2G+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Coaxial Bias-Tee
ZFBT-4R2G-FT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:50W Surface Mount
ZFBT-4R2G-FT+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Wideband 10 to 4200 MHz
ZFBT-4R2GW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:50W Surface Mount