參數(shù)資料
型號(hào): Z86E3016PSC
廠(chǎng)商: ZILOG INC
元件分類(lèi): 微控制器/微處理器
英文描述: Z8 4K OTP Microcontroller
中文描述: 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PDIP28
封裝: PLASTIC, DIP-28
文件頁(yè)數(shù): 46/66頁(yè)
文件大小: 453K
代理商: Z86E3016PSC
Z86E30/E31/E40
Z8 4K OTP Microcontroller
Zilog
46
P R E L I M I N A R Y
DS97Z8X0500
STOP-Mode Recovery Delay Selec
t (D5). The 5 ms RE-
SET delay after STOP-Mode Recovery is disabled by pro-
gramming this bit to a zero. A 1 in this bit will cause a 5 ms
RESET delay after STOP-Mode Recovery. The default
condition of this bit is 1. If the fast wake up mode is select-
ed, the STOP-Mode Recovery source needs to be kept ac-
tive for at least 5TpC.
STOP-Mode Recovery Level Select
(D6). A 1 in this bit
defines that a high level on any one of the recovery sourc-
es wakes the MCU from STOP mode. A 0 defines low level
recovery. The default value is 0.
Cold or Warm Start
(D7). This bit is set by the device
upon entering STOP mode. A "0" in this bit indicates that
the device has been reset by POR (cold). A "1" in this bit
indicates the device was awakened by a SMR source
(warm).
STOP-Mode Recovery Register 2 (SMR2)
. This register
contains additional Stop-Mode Recovery sources. When
the Stop-Mode Recovery sources are selected in this reg-
ister then SMR Register. Bits D2, D3, and D4 must be 0.
Watch-Dog Timer Mode Register
(WDTMR). The WDT
is a retriggerable one-shot timer that resets the Z8 if it
reaches its terminal count. The WDT is disabled after Pow-
er-On Reset and initially enabled by executing the WDT in-
struction and refreshed on subsequent executions of the
WDT instruction. The WDT is driven either by an on-board
RC oscillator or an external oscillator from XTAL1 pin. The
POR clock source is selected with bit 4 of the WDT regis-
ter.
Note:
Execution of the WDT instruction affects the Z (Ze-
ro), S (Sign), and V (Overflow) flags.
WDT Time-Out Period
(D0 and D1). Bits 0 and 1 control
a tap circuit that determines the time-out periods that can
beobtained (Table 13). The default value of D0 and D1
are 1 and 0, respectively.
WDT During HALT Mode
(D2). This bit determines
whether or not the WDT is active during HALT mode. A "1"
indicates that the WDT is active during HALT. A "0" dis-
ables the WDT in HALT mode. The default value is 1.
WDT During STOP Mode
(D3). This bit determines
whether or not the WDT is active during STOP mode. A 1
indicates active during STOP. A "0" disables the WDT dur-
ing STOP mode. This is applicable only when the WDT
clock source is the internal RC oscillator.
Clock Source For WDT
(D4). This bit determines which
oscillator source is used to clock the internal POR and
WDT counter chain. If the bit is a 1, the internal RC oscil-
lator is bypassed and the POR and WDT clock source is
driven from the external pin, XTAL1, and the WDT is
stopped in STOP mode. The default configuration of this
bit is 0, which selects the RC oscillator.
Permanent WDT.
When this feature is enabled, the WDT
is enabled after reset and will operate in Run and Halt
mode. The control bits in the WDTMR do not affect the
WDT operation. If the clock source of the WDT is the inter-
nal RC oscillator, then the WDT will run in STOP mode. If
the clock source of the WDT is the XTAL1 pin, then the
WDT will not run in STOP mode.
Note: WDT time-out in Stop-Mode will not reset
SMR,SMR2,PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data
Registers.
WDTMR Register Accessibility.
The WDTMR register is
accessible only during the
first 60
internal system clock
cycles from the execution of the first instruction after Pow-
er-On Reset, Watch-Dog reset or a STOP-Mode Recovery
Table 12. STOP-Mode Recovery Source
D4
0
0
0
D3
0
0
1
D2
0
1
0
SMR Source selection
POR recovery only
P30 transition
P31 transition (Not in analog
mode)
P32 transition (Not in analog
mode)
P33 transition (Not in analog
mode)
P27 transition
Logical NOR of Port 2 bits 0-3
Logical NOR of Port 2 bits 0-7
0
1
1
1
0
0
1
1
1
0
1
1
1
0
1
SMR:10
Operation
D1
0
0
1
D0
0
1
0
Description of Action
POR and/or external reset recovery
Logical AND of P20 through P23
Logical AND of P20 through P27
Table 13. Time-out Period of WDT
D1
0
0
1
1
D0
0
1
0
1
Time-out of
the Internal
RC OSC
5 ms
10 ms*
20 ms
80 ms
Time-out of
the System
Clock
128 SCLK
256 SCLK*
512 SCLK
2048 SCLK
Notes:
*The default setting is 10 ms.
相關(guān)PDF資料
PDF描述
Z86E3016VSE Rotary Switch; Contact Current Max:1A; No. of Poles:2; No. of Switch Positions:6; Indexing:30 ; No. of Decks:1; Switch Terminals:Solder Lug; Circuitry:DPDT; Mounting Type:Panel; Switch Features:30 degrees Indexing RoHS Compliant: Yes
Z86E3116VSE Z8 4K OTP Microcontroller
Z86E4016ESE Z8 4K OTP Microcontroller
Z86E3116SSC Z8 4K OTP Microcontroller
Z86E61 CMOS Z8 16K/32K EPROM MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z86E30-16PSC 制造商:Zilog Inc 功能描述:8BIT MCU OTP 16MHZ 86E30 DIP28
Z86E3016PSE 制造商:ZILOG 制造商全稱(chēng):ZILOG 功能描述:Z8 4K OTP Microcontroller
Z86E3016PSG 功能描述:8位微控制器 -MCU Z8 4K OTP 16MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
Z86E3016SEC 功能描述:8位微控制器 -MCU 4K OTP 16MHz XTEMP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
Z86E3016SEC00TR 功能描述:IC Z8 MCU OTP 4K 28SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:Z8® 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類(lèi)型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線(xiàn)) 包裝:帶卷 (TR)