參數(shù)資料
型號: Z86C72
廠商: ZiLOG, Inc.
英文描述: IR MICROCONTROLLER
中文描述: 紅外單片機
文件頁數(shù): 37/71頁
文件大?。?/td> 364K
代理商: Z86C72
Z86C72/C92/L72/L92
IR Microcontroller
Zilog
DS97LVO0900
P R E L I M I N A R Y
6-37
1
CTR1 Register Description
Mode.
If it is 0, the Counter/Timers are in the transmit
mode, otherwise they are in the demodulation mode.
P36_Out/Demodulator_Input.
In Transmit Mode, this bit
defines whether P36 is used as a normal output pin or the
combined output of T8 and T16.
In Demodulation Mode, this bit defines whether the input
signal to the Counter/Timers is from P20 or P31.
T8/T16_Logic/Edge _Detect.
In Transmit Mode, this field
defines how the outputs of T8 and T16 are combined
(AND, OR, NOR, NAND).
In Demodulation Mode, this field defines which edge
should be detected by the edge detector.
Transmit_Submode/Glitch Filter.
In Transmit Mode, this
field defines whether T8 and T16 are in the "Ping-Pong"
mode or in independent normal operation mode. Setting
this field to "Normal Operation Mode" terminates the "Ping-
Pong Mode" operation. When set to 10, T16 is immediately
forced to a 0. When set to 11, T16 is immediately forced to
a 1.
In Demodulation Mode, this field defines the width of the
glitch that should be filtered out.
Initial_T8_Out/Rising_Edge.
In Transmit Mode, if 0, the
output of T8 is set to 0 when it starts to count. If 1, the out-
put of T8 is set to 1 when it starts to count. When this bit is
set to 1 or 0, T8_OUT will be set to the opposite state of
this bit. This insures that when the clock is enabled a tran-
sition occurs to the initial state set by CTR1, D1.
In Demodulation Mode, this bit is set to 1 when a rising
edge is detected in the input signal. In order to reset it, a 1
should be written to this location.
Initial_T16 Out/Falling _Edge
. In Transmit Mode, if it is 0,
the output of T16 is set to 0 when it starts to count. If it is
1, the output of T16 is set to 1 when it starts to count. This
bit is effective only in Normal or Ping-Pong Mode (CTR1,
D3, D2). When this bit is set, T16_OUT will be set to the
opposite state of this bit. This insures that when the clock
is enabled a transition occurs to the initial state set by
CTR1, D0.
In Demodulation Mode, this bit is set to 1 when a falling
edge is detected in the input signal. In order to reset it, a 1
should be written to this location.
Note:
Modifying CTR1, (D1 or D0) while the counters are
enabled will cause un-predictable output from T8/16_OUT.
相關(guān)PDF資料
PDF描述
Z86C7216PSC IR MICROCONTROLLER
Z86C92 IR MICROCONTROLLER
Z86C9216VSC IR MICROCONTROLLER
Z86L92 IR MICROCONTROLLER
Z86L9208VSC IR MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z86C7216FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:IR MICROCONTROLLER
Z86C72-16FSC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
Z86C7216PSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:IR MICROCONTROLLER
Z86C72-16PSC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
Z86C7216VSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:IR MICROCONTROLLER