![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L43IB-F_datasheet_100164/XRT94L43IB-F_48.png)
XRT94L43
42
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
AE24
STS3TxA_DP_2
ING_LCV_IN_6
ING_RxNEG_IN_6
TxSTS1PL_6
I/O
TTL/
CMOS
Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin -
Channel 2, DS3/E3 Framer Block LCV/RxNEG Input Pin - Channel
6:
The function of this input pin depends upon whether or not the STS-3/
STM-1 Telecom Bus Interface for Channel 2 has been enabled.
If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled -
Transmit STS-3/STM-1 Telecom Bus Interface - Parity Input Pin:
This input pin can be configured to function as one of the following.
1. The EVEN or ODD parity value of the bits which are input via
the ST3TXA_D_2[7:0] input pins.
2. The EVEN or ODD parity value of the bits which are being input
via the STS3TXA_D_2[7:0] input and the states of the
STS3TXA_PL_2 and STS3TXA_C1J1_2 input pins.
NOTE: Any one of these configuration selections can be made by
writing the appropriate value into the Interface Control
Register - Byte 2 register (Indirect Address = 0x00, 0x39),
(Direct Address = 0x0139).
If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3
Framer Block LCV/RxNEG Input - Channel 6):
If the STS-3/STM-1 Telecom Bus (Channel 2) is disabled and if the
DS3/E3 Framer block (associated with Channel 6) is enabled then
this pin will function as either an LCV or an RxNEG input pin.
If Channel 6 is configured to operate in the Single-Rail Mode, and
if the Primary Frame Synchronizer block is configured to operate
in the Ingress Path - ING_LCV_IN_6 Input pin:
If the Primary Frame Synchronizer Block (associated with Channel 6)
is configured to operate in the Ingress Path, and if Channel 6 is con-
figured to operate in the Single-Rail Mode, then this input pin will func-
tion as the "LCV" (Line Code Violation" input pin. In this case, the
user should connect this particular input pin to the "LCV" output pin of
the corresponding DS3/E3/STS-1 LIU Channel.
If Channel 6 is configured to operate in the Dual-Rail Mode, and
if the Primary Frame Synchronizer block is configured to operate
in the Ingress Path - ING_RxNEG_IN_6:
If the Primary Frame Synchronizer block (associated with Channel 6)
is configured to operate in the Ingress Path, and if Channel 6 is con-
figured to operate in the Dual-Rail Mode, then this input pin will func-
tion as the "RxNEG" (Negative Polarity Data) input pin. In this case,
the user should connect this particular input to the "RxNEG" output
pin of the corresponding DS3/E3/STS-1 LIU Channel.
NOTE: This pin is inactive if the Primary Frame Synchronizer block
(associated with Channel 6) is NOT configured to operate in
the Ingress Path.
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION
PIN #SIGNAL NAME
I/O
SIGNAL
TYPE
DESCRIPTION