參數(shù)資料
型號： XRT91L80_0507
廠商： Exar Corporation
英文描述： 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
中文描述： 2.488/2.666 Gbps的STS-48/STM-16的SONET / SDH收發(fā)器
文件頁數(shù)： 1/45頁
文件大?。?/td> 359K
代理商： XRT91L80_0507
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com
xr
PRELIMINARY
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80
JULY 2005
GENERAL DESCRIPTION
REV. P1.1.0
The XRT91L80 is a fully integrated SONET/SDH
transceiver for SONET OC-48/STM-16 applications
supporting the use of Forward Error Correction (FEC)
capability. The transceiver includes an on-chip Clock
Multiplier Unit (CMU), which uses a high frequency
Phase-Locked Loop (PLL) to generate the high-
speed transmit serial clock from a slower external
clock reference. It also provides Clock and Data
Recovery (CDR) functions by synchronizing its on-
chip Voltage Controlled Oscillator (VCO) to the
incoming serial data stream. The chip provides serial-
to-parallel and parallel-to-serial converters and 4-bit
LVDS system interfaces in both receive and transmit
directions. The transmit section includes a 4x9 Elastic
Buffer (FIFO) to absorb any phase differences
between the transmitter clock input and the internally
generated transmitter reference clock. In the event of
an overflow, an internal FIFO control circuit outputs
an OVERFLOW indication. The FIFO under the
control of the FIFO_AUTORST pin can automatically
recover from an overflow condition. The operation of
the device can be monitored by checking the status
of the LOCKDET_CMU, LOCKDET_CDR, and
LOSDET output signals. An on-chip phase/frequency
detector and charge-pump offers the ability to form a
de-jittering PLL with an external VCXO that can be
used in loop timing mode to clean up the recovered
clock in the receive section.
APPLICATIONS
SONET/SDH-based Transmission Systems
Add/Drop Multiplexers
Cross Connect Equipment
ATM and Multi-Service Switches and Routers
DSLAMS
SONET/SDH Test Equipment
DWDM Termination Equipment
F
IGURE
1. B
LOCK
D
IAGRAM
OF
XRT91L80
PISO
(Parallel Input
Serial Output)
PFD
& Charge Pump
TXDI0P/N
TXDI1P/N
TXDI2P/N
TXDI3P/N
S
S
Serial
Microprocessor
Hardware
Control
I
S
R
H
R
D
R
L
L
TXPCLKIP/N
DLOOP
RLOOPP
RXDO0P/N
RXDO1P/N
RXDO2P/N
RXDO3P/N
4
WP
RP
RLOOPS
CDR
Re-Timer
CMU
TXOP/N
RXIP/N
R
V
A
V
V
V
C
L
TXPCLKOP/N
TXCLKO16P/N
TXCLKO16DIS
L
O
FIFO_RST
FIFO_AUTORST
LOSDMUTE
L
L
S
P
DISRD
STS-48 TRANSCEIVER
C
T
JTAG
TDO
TDI
TCK
TMS
TRST
Div by 4
Div by 16
RXPCLKOP/N
RXCLKO16P/N
Div by 4
Div by 16
SIPO
(Serial Input
Parallel Output)
相關(guān)PDF資料
PDF描述
XRT91L80IB 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81 2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81IB 2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82IB 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT91L80ES 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
XRT91L80IB 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
XRT91L80IB-F 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
XRT91L81 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81IB 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*