- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9999 > XRT91L32IQTR-F (Exar Corporation)IC TXRX SONET/SDH 8BIT 100QFP PDF資料下載
參數(shù)資料
| 型號： | XRT91L32IQTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 3/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH 8BIT 100QFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-BQFP |
| 供應(yīng)商設(shè)備封裝： | 100-QFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
xr
XRT91L32
REV. 1.0.3
STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
9
POWER AND GROUND
CAP1P
CAP2P
Analog
-
63
66
CDR Non-Inverting External Feeback Capacitor
C1 = 0.47
μF ± 10% tolerance
(Isolate from noise and place close to pin)
CAP1N
CAP2N
Analog
-
64
65
CDR Inverting External Feeback Capacitor
C2 = 0.47
μF ± 10% tolerance
(Isolate from noise and place close to pin)
DLOSDIS
LVTTL
I
17
LOS (Los of Signal) Detect Disable
Disables internal LOS monitoring and automatic muting of
RXDO[7:0] upon LOS detection (according to gating shown in
Figure 7.) LOS is declared when a string of 128 consecutive
zeros occur on the line. LOS condition is cleared when the 16
or more pulse transitions is detected for 128 bit period sliding
window.
"Low" = Monitor and Mute received data upon LOS declaration
"High" = Disable internal LOS monitoring (see Figure 7 for logic
operation.)
LOSEXT
SE-LVPECL
I
53
LOS or Signal Detect Input from Optical Module
Active "Low." When active, this pin can force the received data
output bus RXDO[7:0] to a logic state of ’0’ per Figure 7.
"Low" = Forced LOS
"High" = Normal Operation
NAME
TYPE
PIN
DESCRIPTION
VDD3.3
PWR
2,28,31,49,54,
58,76,99,81
3.3V CMOS Power Supply
VDD3.3 should be isolated from the analog VDD power supplies.
Use a ferrite bead along with an internal power plane separation.
The VDD3.3 power supply pins should have bypass capacitors to
the nearest ground. For best results, refer to Application notes
about general board layout guidelines.
AVDD3.3_TX
PWR
62
Analog 3.3V Transmitter Power Supply
AVDD3.3_TX should be isolated from the digital power supplies.
For best results, use a ferrite bead along with an internal power
plane separation. The AVDD3.3_TX power supply pins should
have bypass capacitors to the nearest ground.
AVDD3.3_RX
PWR
67,,68,69
Analog 3.3V Receiver Power Supply
AVDD3.3_RX should be isolated from the digital power supplies.
For best results, use a ferrite bead along with an internal power
plane separation. The AVDD3.3_RX power supply pins should
have bypass capacitors to the nearest ground.
VDD_LVPECL
PWR
9,15,21
3.3V Input/Output LVPECL Bus Power Supply
These pins require a 3.3V potential voltage for properly biasing
the Differential LVPECL input and output pins.
AGND_TX
PWR
59,60
Transmitter Analog Ground for 3.3V Analog Power Supplies
It is recommended that all ground pins of this device be tied
together.
NAME
LEVEL
TYPE
PIN
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4W-IV-F4 | CONVERTER MOD DC/DC 5.5V 150W |
| XRT91L30IQTR-F | IC TXRX SONET/SDH 8BIT 64QFP |
| MS27508E18F35SC | CONN RCPT 66POS BOX MNT W/SCKT |
| IDT72V255LA10PF8 | IC FIFO SS 8192X18 10NS 64-TQFP |
| VI-B4W-IV-F3 | CONVERTER MOD DC/DC 5.5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT |
| XRT91L33AIG-F | 制造商:Exar Corporation 功能描述:CDR 155.52Mbps/622.08Mbps SONET/SDH 20-Pin TSSOP |
| XRT91L33ES | 功能描述:界面開發(fā)工具 Eval System for XRT91L33 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT91L33IG | 制造商:EXAR 制造商全稱:EXAR 功能描述:STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT |
| XRT91L33IG-F | 功能描述:時鐘合成器/抖動清除器 Recovery Unit RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。