- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9997 > XRT83L34IVTR-F (Exar Corporation)IC LIU T1/E1/J1 QUAD 128TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT83L34IVTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 5/99頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/E1/J1 QUAD 128TQFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 4/4 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
xr
XRT83L34
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.1
10
TPOS_0/
TDATA_0
TPOS_1/
TDATA_1
TPOS_2/
TDATA_2
TPOS_3/
TDATA_3
2
127
104
101
I
Transmit Positive-Polarity Data Input pin/Transmit Data Input pin:
The exact function of this input pin depends upon whether the XRT83L34
device has been configured to operate in the Single-Rail or Dual-Mode, as
described below.
Dual-Rail Mode Operation - Transmit Positive-Polarity Data Output -
TPOS_n:
For Dual-Rail Applications, the System-Side Terminal Equipment should apply
the "positive-polarity" portion of the outbound DS1/E1 data-stream to this input
pin. Likewise, the System-Side Terminal Equipment should also apply the
"negative-polarity" portion of the outbound DS1/E1 data-stream to the
TNEG_n input pin.
The Transmit Section of Channel n will sample this input pin (along with
TNEG_n) upon the "user-selected" edge of TCLK_n. The Transmit Section of
Channel n will generate a "positive-polarity" pulse (via the outbound DS1/E1
line signal) anytime it samples this input pin at a logic "HIGH" level. The
Transmit Section of Channel n will NOT generate a "positive-polarity" pulse
(via the outbound DS1/E1 line signal) anytime it samples this input pin at a
logic "LOW" level.
Single-Rail Mode Operation - Transmit Data Output - TDATA_n:
For Single-Rail Applications, the System-Side Terminal Equipment should
apply the entire "outbound" DS1/E1 data-stream to this input pin. The Trans-
mit Section of Channel n will sample this input pin upon the "user-selected"
edge of TCLK_n. In the Single-Rail Mode, the internal B8ZS/HDB3 Encoder
will be enabled, and the Transmit Section of the Channel will generate and
transmit "positive" and "negative-polarity" pulses within the outbound DS1/E1
line signal, based upon this "B8ZS/HDB3 Encoder.
NOTE:
This pin is internally pulled “Low” with a 50k
resistor for each
channels.
SIGNAL NAME
PIN #TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83L34IVTR | IC LIU T1/E1/J1 QUAD 128TQFP |
| VI-B6H-MX-B1 | CONVERTER MOD DC/DC 52V 75W |
| IDT72V841L15PFI8 | IC FIFO SYNC 2048X18 15NS 64QFP |
| VI-22V-MY | CONVERTER MOD DC/DC 5.8V 50W |
| MS3106R28-15S | CONN PLUG 35POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83L38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38ES | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83L38ES-BG | 功能描述:界面開發(fā)工具 Eval System for XRT83L38 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT83L38IB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。