參數(shù)資料
型號(hào): XRT7295ATIWTR
廠(chǎng)商: Exar Corporation
文件頁(yè)數(shù): 4/18頁(yè)
文件大?。?/td> 0K
描述: IC RCVR DS3/SONET STS-1 20SOJ
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: 接收器
驅(qū)動(dòng)器/接收器數(shù): 1/1
規(guī)程: DS3,STS-1
電源電壓: 4.75 V ~ 5.25 V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 20-BSOJ
供應(yīng)商設(shè)備封裝: 20-SOJ
包裝: 帶卷 (TR)
XRT7295AT
12
Rev.1.20
A high RLOL output indicates that the acquisition circuit is
working to bring the PLL into proper frequency lock.
RLOL remains high until frequency lock has occurred;
however, the minimum RLOL pulse width is 32 clock
cycles.
PHASE HITS
In response to a phase hit in the input data, the
XRT7295AT returns to error free operation in less than
2ms. During the requisition time, RLOS may temporarily
be indicated.
LOSS-OF-SIGNAL DETECTION
Figure 1
shows that analog and digital methods of
loss-of-signal (LOS) detection are combined to create the
RLOS alarm output. RLOS is set if either the analog or
digital detection circuitry indicates LOS has occurred.
ANALOG DETECTION
The analog LOS detector monitors the peak input signal
amplitude. RLOS makes a high-to-low transition (input
signal regained) when the input signal amplitude exceeds
the loss-of signal threshold defined in Table 6. The RLOS
low-to-high transition (input signal loss) occurs at a level
typically 1.0 dB below the high-to-low transition level. The
hysteresis prevents RLOS chattering. Once set, the
RLOS alarm remains high for at least 32 clock cycles,
allowing for system detection of a LOS condition without
the use of an external latch.
To allow for varying levels of noise and crosstalk in
different applications, three loss-of-signal threshold
settings are available using the LOSTHR pin. Setting
LOSTHR = VDD provides the lowest loss-of-signal
threshold; LOSTHR = VDD/2 (can be produced using two
50 kW
±10% resistors as a voltage divider between
VDDD and GNDD) provides an intermediate threshold;
and LOSTHR = GND provides the highest threshold. The
LOSTHR pin must be set to its desired value at power-up
and must not be changed during operation.
DIGITAL DETECTION
In addition to the signal amplitude monitoring of the
analog LOS detector, the digital LOS detector monitors
the recovered data 1s density. The RLOS alarm goes
high if 160
±32 or more consecutive 0s occur in the
receive data stream. The alarm goes low when at least
ten 1s occur in a string of 32 consecutive bits. This
hysteresis prevents RLOS chattering and guarantees a
minimum RLOS pulse width of 32 clock cycles. Note,
however, that RLOS chatter can still occur.
When
REQB=1, input signal levels above the analog RLOS
threshold can still be low enough to result in a high bit error
rate. The resultant data stream (containing) errors can
temporarily activate the digital LOS detector, and RLOS
chatter can occur. Therefore, RLOS should not be used
as a bit error rate monitor.
RLOS chatter can also occur when RLOL is activated
(high).
相關(guān)PDF資料
PDF描述
XRT7295AEIWTR-F IC E3 LINE RECEIVER 20SOJ
IDT72V3614L12PQF IC FIFO 64X36X2 12NS 132QFP
MS27513E10F35PB CONN RCPT 13POS BOX MNT W/PINS
MS3101R20-29P CONN RCPT 17POS PANEL MNT W/PINS
IDT72V3613L12PQF IC FIFO CLOCK 64X36 12NS 132PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT7295ATIWTR-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT7295CTIW 功能描述:總線(xiàn)接收器 DS3/E3/SONET STS-1 Line Receiver RoHS:否 制造商:Texas Instruments 接收機(jī)數(shù)量:4 接收機(jī)信號(hào)類(lèi)型:Differential 接口類(lèi)型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel
XRT7295CTIW-F 功能描述:總線(xiàn)接收器 DS3/E3/SONET STS-1 Line Receiver RoHS:否 制造商:Texas Instruments 接收機(jī)數(shù)量:4 接收機(jī)信號(hào)類(lèi)型:Differential 接口類(lèi)型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel
XRT7295E 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:INTEGRATED LINE RECEIVER
XR-T7295E 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:INTEGRATED LINE RECEIVER