- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT7295AE (Exar Corporation) E3 (34.368Mbps) Integrated line Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT7295AE |
| 廠商： | Exar Corporation |
| 英文描述： | E3 (34.368Mbps) Integrated line Receiver |
| 中文描述： | E3展（34.368Mbps）綜合線路接收器 |
| 文件頁(yè)數(shù)： | 3/15頁(yè) |
| 文件大小： | 861K |
| 代理商： | XRT7295AE |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
XRT7295AE
3
Rev. 2.0.0
PIN DESCRIPTION
Pin #
Symbol
Type
Description
1
GNDA
Analog Ground.
2
R
IN
I
Receive Input.
Unbalanced analog receive input
3,6
TMC1-TMC2
I
Test Mode Control 1 and 2.
Internal test modes are enabled within the device
by using TMC1 and TMC2. Users must tie these pins to the ground plane.
4,5
LPF-1-LPF-2
I
PLL Filter 1 and 2.
An external capacitor (0.1
μ
F +/-20%) is connected
between these pins (See Figure 3).
7
RLOS
O
Receive Loss-of-Signal.
This pin is set high on loss of signal at the receive
input.
8
RLOL
O
Receive PLL Loss-of-Lock.
This pin is set high on loss of PLL frequency lock.
9
GNDD
Digital Ground for PLL Lock.
Ground lead for all circuitry running
synchronously with PLL clock.
10
GNDC
Digital Ground for EXCLK.
Ground lead for all circuitry running
synchronously with EXCLK.
11
V
DD
D
5V Digital Supply (+/-10%) for PLL Clock.
Power for all circuitry running
synchronously with PLL clock.
12
V
DD
C
5V Digital Supply (+/-10%) for EXCLK.
Power for all circuitry running
synchronously with EXCLK.
13
EXCLK
I
External Reference Clock.
A valid E3 (34.368MHz +/-100ppm) clock must be
provided at this input. The duty cycle of EXCLK, referenced to V
DD
/2 levels,
must be 40%-60%.
14
RCLK
O
Receive Clock.
Recovered clock signal to the terminal equipment.
15
RNDATA
O
Receive Negative Data.
Negative pulse data output to the terminal
equipment.
16
RPDATA
O
Receive Positive Data.
Positive pulse data output to the terminal equipment.
17
ICT
I
Output In-Circuit Test Control (Active-Low).
If ICT is forced low, all digital
output pins (RCLK, RPDATA, RNDATA, RLOS, RLOL) are placed in a high-
impedance state to allow for in-circuit testing.
18
REQB
I
Receive Equalization Bypass.
A high on this pin bypasses the internal
equalizer. A low places the equalizer in the data path.
19
LOSTHR
I
Loss-of-Signal Threshold Control.
The voltage forced on this pin controls the
input loss-of-signal threshold. Three settings are provided by forcing the GND,
V
DD
/2, or V
DD
at LOSTHR.
20
V
DD
A
5V Analog Supply (+/-10%).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT7295AE_03 | E3 (34.368Mbps) Integrated line Receiver |
| XRT7295AEIW | E3 (34.368Mbps) Integrated line Receiver |
| XRT7295AT | DS3/Sonet STS-1 Integrated Line Receiver |
| XRT7295ATIW | DS3/Sonet STS-1 Integrated Line Receiver |
| XRT7295 | () |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT7295AE_03 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3 (34.368Mbps) Integrated line Receiver |
| XRT7295AEIW | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI E3 Line Receiver RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7295AEIW-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI E3 Line Receiver RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7295AEIWTR | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI E3 Line Receiver RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7295AEIWTR-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI E3 Line Receiver RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。