- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376460 > XRK697H73 (Exar Corporation) 1:12 LVCMOS PLL CLOCK GENERATOR PDF資料下載
參數(shù)資料
| 型號： | XRK697H73 |
| 廠商： | Exar Corporation |
| 英文描述： | 1:12 LVCMOS PLL CLOCK GENERATOR |
| 中文描述： | 1:12的LVCMOS PLL時鐘發(fā)生器 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 97K |
| 代理商： | XRK697H73 |
PRELIMINARY
XRK697H73
3
REV. P1.0.0
1:12 LVCMOS PLL CLOCK GENERATOR
PIN DESCRIPTIONS
* 25K
pull-up resistor
P
IN
#
N
AME
T
YPE
D
ESCRIPTION
1,15, 24, 30,
35, 39, 47, 51
GND
POWER
Power supply ground
2
MR/OE
INPUT*
Master reset and output enable. High = output enabled, Low = device
reset & outputs tri-stated
3
STOP_CLK
INPUT*
Clock input for serial control.
4
STOP_DATA
INPUT*
Data input for serial control
5, 26, 27
FSEL_FB[2:0]
INPUT*
Select inputs for control of feedback divide value.
6
PLL_EN
INPUT*
PLL bypass. High = PLL, Low = PLL bypass
7
REF_SEL
INPUT*
Xtal or CLK select. High = Xtal input selected, Low = CLK0 or CLK1
selected
8
CLK_SEL
INPUT*
CLK0 or CLK1 Select. High = CLK1 selected, Low= CLK0 selected
9
10
CLK0
CLK1
INPUT*
INPUT*
PLL Reference Clock Inputs
11
12
PECL
PECL
INPUT
Diffferential LVPECL Clock Input
13
VDD_PLL
POWER
Analog supply for PLL
14
INV_CLK
INPUT*
Invert clock select for QC3 & QC2. High = invert, Low = normal operation
17, 22, 28,
33, 37, 45, 49
VDD
POWER
Power supply for outputs.
19,20
FSEL_C[1:0]
INPUT*
Bank C divide select pins.
25
QSYNC
OUTPUT
Synchronization output for Bank A and Bank C.
29
QFB
OUTPUT
Feedback clock output
31
FB_IN
INPUT*
Feedback input
32, 34, 36, 38
QB[3:0]
OUTPUT
Clock outputs (Bank B)
40, 41
FSEL_B[1:0]
INPUT*
Bank B divide select pins.
42, 43
FSEL_A[1:0]
INPUT*
Bank A divide select pins.
44, 46, 48, 50
QA[3:0]
OUTPUT
Clock outputs (Bank A)
52
VCO_SEL
INPUT*
VCO select. High = VCO/1, Low = VCO/2.
相關PDF資料 |
PDF描述 |
|---|---|
| XRK697H73CR | 1:12 LVCMOS PLL CLOCK GENERATOR |
| XRK697H73IR | 1:12 LVCMOS PLL CLOCK GENERATOR |
| XRK7933 | INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
| XRK7955 | INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
| XRK7988 | INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRK697H73CR | 制造商:EXAR 制造商全稱:EXAR 功能描述:1:12 LVCMOS PLL CLOCK GENERATOR |
| XRK697H73IR | 制造商:EXAR 制造商全稱:EXAR 功能描述:1:12 LVCMOS PLL CLOCK GENERATOR |
| XRK7933 | 制造商:EXAR 制造商全稱:EXAR 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
| XRK7955 | 制造商:EXAR 制造商全稱:EXAR 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
| XRK7988 | 制造商:EXAR 制造商全稱:EXAR 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。