- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1976 > XR88C681JTR-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | XR88C681JTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 41/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
44
Rev. 2.11
awaiting “vector information” on the Data Bus, following
the assertion of -INTA. In this case (for this interrupt
mode), this “vector” information is the op-code for one of
the RESTART instructions (RST).
The Z-80 CPU
supports up to eight different RST instructions (RST0 -
RST38H).
These instructions are one-byte calls to
specific locations within the CPU’s memory space, where
the appropriate Interrupt service routine resides.
Table 12 presents a list of these RESTART instructions,
the op-codes and the corresponding RESTART
addresses.
Op-Code (hex)
Mnemonic
Restart
Address (hex)
C7
RST 0
0000
CF
RST 08
0008
D7
RST 10
0010
DF
RST 18
0018
E7
RST 20H
0020
EF
RST 28H
0028
F7
RST 30H
0030
FF
RST 38H
0038
Table 12. Z-80 CPU Restart Instructions
Used with Vectored Interrupts
Therefore, once the CPU receives the op-code for one of
these RESTART instructions, it will begin executing this
instruction by loading the Program Counter with the
appropriate “Restart” Address. Afterwards, program
control will be branched to the “Restart Address” location.
For Example:
If the op-code E716 is loaded onto the Data Bus during the
-
INTA cycle, this op-code corresponds with the RST 20H
instruction and, the CPU will load 002016 into the program
counter and program control with branch to that location
in memory (see
Table 12). The user is responsible for
insuring that the interrupt service routine begins at this
location in memory.
An example of a circuit realizing this form of interrupt
processing, while interfacing to the DUART, is presented
in
Section C.6.1.2. This section discusses interfacing the
DUART to the 8080A CPU Module. This exact same
approach could be used with the Z-80 CPU, provide that
the DUART is operating in the I-Mode and that the Z-80 is
operating in Interrupt Mode 0.
Direct Interrupt Processing (Interrupt Mode 1)
The Z-80 P will operate in this interrupt mode if the “IM 1”
instruction has been executed. Whenever the -INT pin is
asserted by a peripheral device requesting an interrupt,
the CPU will complete its current instruction. Afterwards,
the program counter will automatically be loaded with a
memory location (pre-determined by the circuit design of
the Z-80 CPU device) and program control will be
branched to that location in system memory. In this case,
program control would branch to 003816 in memory. The
user is responsible for insuring that the appropriate
interrupt service routine is at that particular location in
memory. The Z-80 CPU module does not provide the
peripheral device with any sort of
“Interrupt
Acknowledge”. The CPU just processes through the
Interrupt Service Routine, eliminates the cause(s) of the
interrupt request and returns to normal operation.
Peripheral Vectored Interrupt Processing
(Interrupt Mode 2)
The Z-80 P will operate in this interrupt mode if the “IM 2”
instruction has been executed. This interrupt “mode” is
very useful if the user wishes to connect the interrupt
request outputs of several peripherals to the one -INT
input of the Z-80 CPU. This interrupt mode allows the
interrupting device to identify itself at a certain time, just
prior to interrupt servicing.
Whenever the -INT pin is asserted by a peripheral device
requesting an interrupt, the CPU will continue to complete
its current instruction. Once this current instruction is
completed, the CPU Module will assert the -INTA signal to
inform the peripheral device that interrupt service is about
to begin. Once the interrupting peripheral device has
detected the -INTA pulse, it will place an “interrupt vector”
on the Data Bus. This interrupt vector will be read by the
CPU and the CPU will branch program control to the
location (referred to by the interrupt vector).
Please note
that if the IEI input to the DUART (or Zilog peripheral
device) is “l(fā)ow” then the DUART (or Zilog peripheral
device) will be disabled from generating any interrupt
requests to the CPU.
An example of this approach is presented
Figure 19. In
this case the XR88C681 DUART is configured to operate
in the Z-Mode and is interfaced to the Z-80 CPU. When
the DUART requires interrupt servicing, it will assert its
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR88C92CJ-F | IC UART FIFO DUAL 44PLCC |
| XRA1200IL16-F | IC I/O EXPANDER I2C 8B 16QFN |
| XRA1201PIL24-F | IC I/O EXPANDER I2C 16B 24QFN |
| XRA1202IL16-F | IC I/O EXPANDER I2C 8B 16QFN |
| XRA1203IL24-F | IC I/O EXPANDER I2C 16B 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681MN-S0968 | 制造商:Exar Corporation 功能描述: |
| XR88C681N/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681P/28 | 制造商:Exar Corporation 功能描述: |
| XR88C681P/28-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681P/40 | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。