- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1976 > XR68C92CJ-F (Exar Corporation)IC UART FIFO DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | XR68C92CJ-F |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 28/33頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO DUAL 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
XR68C92/192
4
Rev. 1.33
SYMBOL DESCRIPTION (* 44 pin LQFP)
-RESET
38
34
32
I
Master Reset (active low). A low on this pin will reset all the
outputs and internal registers. The transmitter output and
the receiver input will be disabled during reset time.
A0-A3
2,4,
1,3,
40,42,
6,7
5,6
44,1
I
Address select lines. To select internal registers.
-IACK
41
37
35
I
Interrupt acknowledge (active low). A low on this pin indicates
that the CPU has received an interrupt. If not used, this pin
should be tied to VCC.
-DACK
10
9
4
O
Data Transfer Acknowledge ( three-state active low output).
A low on this pin indicates proper transfer of data between
the CPU and XR68C92/192 during read, write and interrupt
cycles.
-CS
39
35
33
I
Chip select (active low). A low at this pin enables the data
bus transfer operation.
D0-D7
28,18
25,16
22,12
Bi-directional data bus. Eight bit, three state data bus to
27,19
24,17
21,13
I/O
transfer information to or from the CPU. D0 is the least
26,20
23,18
20,14
significant bit of the data bus and the first serial data bit to be
25,21
22,19
19,15
received or transmitted.
R/-W
9
8
3
I
Read/Write strobe. When -CS is asserted, a high on this pin
transfers the contents of the XR68C92/192 data bus to the
CPU, and a low on this pin will transfer the contents of the
CPU data bus to the addressed register.
-INT
24
21
18
O
Interrupt output (open drain, active low) This pin goes low
upon occurrence of one or more of eight maskable interrupt
conditions (when enabled by the interrupt mask register).
CPU can read the interrupt status register to determine the
interrupting condition(s). This output requires a 10k ohms
pull-up resistor.
XTAL1
36
32
30
I
Crystal input 1 or external clock input. A crystal can be
connected between this pin and XTAL2 pin to utilize the
internal oscillator circuit. An external clock can be used to
clock internal circuit and baud rate generator for custom
transmission rates.
Symbol
Pin
Signal
Pin Description
44
40
44*
type
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR68M752IB49-F | IC UART FIFO 64B DUAL 49STBGA |
| XR82C684J/44-F | IC UART CMOS QUAD 44PLCC |
| XR88C681JTR-F | IC UART CMOS DUAL 44PLCC |
| XR88C92CJ-F | IC UART FIFO DUAL 44PLCC |
| XRA1200IL16-F | IC I/O EXPANDER I2C 8B 16QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68C92CP | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92CP-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR68C92CV | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92CV-0A-EVB | 功能描述:界面開發(fā)工具 Supports 68C92 44 ld TQFP, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR68C92CV-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。