REV. 1.3.0 4-CH FULL-SPEED USB UART 1.3.1.3 Device Attributes The Device Attributes value replaces the bmAttributes " />
參數(shù)資料
型號(hào)： XR21V1414IM48-F
廠商： Exar Corporation
文件頁(yè)數(shù)： 3/34頁(yè)
文件大小： 0K
描述： IC UART FIFO USB QUAD 48TQFP
產(chǎn)品培訓(xùn)模塊： UART Product Overview
XR21V141x Full-Speed USB UART Family
特色產(chǎn)品： XR21V141x Full-Speed USB UART
標(biāo)準(zhǔn)包裝： 250
特點(diǎn)： *
通道數(shù)： 1，UART
FIFO's： 128 字節(jié)
規(guī)程： USB 2.0
電源電壓： 3.3V
帶自動(dòng)流量控制功能： 是
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-TQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 托盤(pán)
配用： 1016-1303-ND - EVAL BOARD FOR XR21V1414IM
其它名稱： 1016-1304
XR21V1414
11
REV. 1.3.0
4-CH FULL-SPEED USB UART
1.3.1.3
Device Attributes
The Device Attributes value replaces the bmAttributes field in the USB Standard Configuration Descriptor. The
default setting in the V1414 device is 0xA0. The bit field definitions are:
Bit 7 is reserved - set to ’1’
Bit 6 is Self-powered mode - set to ’0’ for bus-powered, set to ’1’ for self-powered
Bit 5 is Remote Wakeup support - set to ’0’ for no support, set to ’1’ for remote wakeup support
Bit 4:0 are reserved - set to ’0’
1.3.1.4
Device Maximum Power
The Device Maximum Power value replaces the bMaxPower field in the USB Standard Configuration
Descriptor. The value specified is in units of 2 mA. For example, the value 0x2F is decimal 47 or 94 mA. Note
that the default bMaxPower of the V1414 device is 94 mA.
1.4
UART Manager
The UART Manager enables/disables each UART including the TX and RX FIFOs for each UART. The UART
Manager is located in a separate register block from the 4 UART channels.
1.5
UART
There are 4 enhanced UART channels in the V1414. Each UART channel is independent, therefore, they will
need to be initialized and configured independently. Each UART can be configured via USB control transfers
from the USB host. At power-up, the V1414 will default to 9600 bps, 8 data bits, no parity bit, 1 stop bit, and no
flow control. If a standard CDC driver accesses the V1414, defaults will change. See ”Section 1.2, USB
Device Driver” on page 9.
1.5.1
Transmitter
The transmitter consists of a 128-byte TX FIFO and a Transmit Shift Register (TSR). Once a bulk-out packet
has been received and the CRC has been validated, the data bytes in that packet are written into the TX FIFO
of the specified UART channel. Data from the TX FIFO is transferred to the TSR when the TSR is idle or has
completed sending the previous data byte. The TSR shifts the data out onto the TX output pin at the data rate
defined by the CLOCK_DIVISOR and TX_CLOCK_MASK registers.
The transmitter sends the start bit
followed by the data bits (starting with the LSB), inserts the proper parity-bit if enabled, and adds the stop-
bit(s). The transmitter can be configured for 7 or 8 data bits with or without parity or 9 data bits without parity.
If 9 bit data is selected without wide mode, the 9th bit will always be ’0’.
1.5.1.1
Wide Mode Transmit
When both 9 bit data and wide mode are enabled, two bytes of data must be written. The first byte that is
loaded into the TX FIFO are the first 8 bits (data bits 7-0) of the 9-bit data. Bit-0 of the second byte that is
loaded into the TX FIFO is bit-8 of the 9-bit data. The data that is transmitted on the TX pin is as follows: start
bit, 9-bit data, stop bit. Use the WIDE_MODE register to enable wide mode.
1.5.2
Receiver
The receiver consists of a 384-byte RX FIFO and a Receive Shift Register (RSR). Data that is received in the
RSR via the RX pin is transferred into the RX FIFO. Data from the RX FIFO is transferred to the USB host in
response to a Bulk-In request. Depending on the mode, error / status information for that data character may
or may not be stored in the RX FIFO with the data.
1.5.2.1
Normal receive operation with 7 or 8-bit data
Data that is received is stored in the RX FIFO. Any parity, framing or overrun error or break status information
related to the data is discarded. Receive data format is shown in Figure 3.
1.5.2.2
Normal receive operation with 9-bit data
The first 8 bits of data received is stored in the RX FIFO. The 9th bit as well as any parity, framing or overrun
error or break status information related to the data is discarded.
相關(guān)PDF資料
PDF描述
XR3178EID-F IC TXRX RS485 DIFF 3V 8NSOIC
XR5488EID-F IC TXRX RS485 PROFIBUS 8NSOIC
XR68C681P-F IC UART CMOS DUAL 40PDIP
XR68C92CJ-F IC UART FIFO DUAL 44PLCC
XR68M752IB49-F IC UART FIFO 64B DUAL 49STBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR21V1414IM48-F 制造商:Exar Corporation 功能描述:IC QUAD UART 12MBPS 3.63V 48-TQFP
XR21V1414IM48TR-F 制造商:Exar Corporation 功能描述:USB-to-UART 4-CH 128Byte FIFO 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XR21V1414 Series 12 Mbps 3.63 V Quad Channel USB UART SMT - TQFP-48 制造商:Exar Corporation 功能描述:XR21V1414IM48TR-F 制造商:EXAR 功能描述:USB-to-UART 4-CH 128Byte FIFO 48-Pin TQFP T/R
XR21V1414M48-F 制造商:Exar Corporation 功能描述:UART 4-CH FULL SPEED USB I/F 48TQFP 制造商:Exar Corporation 功能描述:UART, 4-CH FULL SPEED, USB I/F, 48TQFP, No. of Channels:4, Data Rate:12Mbps, Sup
XR-2200CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PERIPHERAL DRIVER|5 DRIVER|DIP|14PIN|PLASTIC
XR-2201CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Septuple Peripheral Driver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*