REV. 1.1.0 2.7.1 Transmit Holding Register (THR) - Write Only The transmit holding register is an 8" />
參數(shù)資料
型號： XR20M1170IG16-F
廠商： Exar Corporation
文件頁數(shù)： 6/56頁
文件大小： 0K
描述： IC UART FIFO I2C/SPI 64B 16TSSOP
產(chǎn)品培訓模塊： UART Product Overview
產(chǎn)品變化通告： Packaging Change 14/Jul/2010
標準包裝： 95
特點： *
通道數(shù)： 1，UART
FIFO's： 64 字節(jié)
規(guī)程： RS485
電源電壓： 2.25 V ~ 3.6 V
帶自動流量控制功能： 是
帶IrDA 編碼器/解碼器： 是
帶故障啟動位檢測功能： 是
帶調(diào)制解調(diào)器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 16-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 16-TSSOP
包裝： 管件
其它名稱： 1016-1297-5
XR20M1170
14
I2C/SPI UART WITH 64-BYTE FIFO
REV. 1.1.0
2.7.1
Transmit Holding Register (THR) - Write Only
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
2.7.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
FIGURE 13. TRANSMITTER OPERATION IN NON-FIFO MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X or 8X or 4X
Clock
( DLD[5:4] )
2.7.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.
FIGURE 14. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transmit Data Shift Register
(TSR)
Transmit
Data Byte
THR Interrupt (ISR bit-1) falls
below the programmed Trigger
Level and then when becomes
empty. FIFO is Enabled by FCR
bit-0=1
Transmit
FIFO
16X or 8X or 4X Clock
( DLD[5:4] )
Auto CTS Flow Control (CTS# pin)
Auto Software Flow Control
Flow Control Characters
(Xoff1/2 and Xon1/2 Reg.)
TXFIFO 1
相關(guān)PDF資料
PDF描述
MAX3110EEWI+G36 IC UART SPI COMPAT 28-SOIC
MAX3111EEWI+G36 IC TXRX RS232 SPI W/CAP 28-SOIC
MAX3110ECWI+G36 IC UART/TXRX RS232 W/CAPS 28SOIC
MAX3111ECWI+G36 IC TXRX RS232 SPI W/CAP 28-SOIC
MAX3140CEI+ IC UART SPI MICRWR W/TXRX 28QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20M1170IG16-F 制造商:Exar Corporation 功能描述:IC SGL UART 16MBPS 3.63V 16-TSSOP 制造商:Exar Corporation 功能描述:IC, SGL UART, 16MBPS, 3.63V, 16-TSSOP
XR20M1170IG16TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 16-Pin TSSOP T/R 制造商:Exar Corporation 功能描述:XR20M1170IG16TR-F 制造商:EXAR 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 16-Pin TSSOP T/R
XR20M1170IG24 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IG24-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IG24TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 64Byte FIFO 1.8V/2.5V/3.3V 24-Pin TSSOP T/R 制造商:Exar Corporation 功能描述:XR20M1170IG24TR-F
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*