參數(shù)資料
型號(hào): XR16M680IM48-F
廠商: Exar Corporation
文件頁(yè)數(shù): 26/57頁(yè)
文件大小: 0K
描述: IC UART FIFO 32B 48TQFP
標(biāo)準(zhǔn)包裝: 250
特點(diǎn): *
通道數(shù): 1,UART
FIFO's: 32 字節(jié)
規(guī)程: RS232,RS422,RS485
電源電壓: 1.62 V ~ 3.63 V
帶自動(dòng)流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
XR16M680
32
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 32-BYTE FIFO
REV. 1.0.0
4.6
Line Control Register (LCR) - Read/Write
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
LCR[1:0]: TX and RX Word Length Select
These two bits specify the word length to be transmitted or received.
TABLE 9: TRANSMIT AND RECEIVE FIFO TRIGGER TABLE AND LEVEL SELECTION
FCR BIT-7
FCR BIT-6
FCR BIT-5
FCR BIT-4
RECEIVE TRIGGER
LEVEL
TRANSMIT TRIGGER
LEVEL
COMPATIBILITY
0
1
0
1
0
1
0
1
0
1
0
1
8
16
24
28
16
8
24
30
16C650A, 16V2650 &
16M2650
BIT-1
BIT-0
WORD LENGTH
0
5 (default)
0
1
6
1
0
7
1
8
相關(guān)PDF資料
PDF描述
XR16M681IL32-F IC UART FIFO 64B 32QFN
XR16M698IQ100-F IC UART FIFO 32B OCTAL 100QFP
XR16M770IL32-F IC UART FIFO 64B 32QFN
XR16M780IM48-F IC UART FIFO 64B 48TQFP
XR16M781IL32-F IC UART FIFO 64B 32QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16M681 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE
XR16M681IB25 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE
XR16M681IB25-0C-EB 功能描述:界面開發(fā)工具 Eval Board for XR16M681IB25 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M681IB25-F 功能描述:UART 接口集成電路 1.62-3.63V; 32-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M681IL24 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 32-BYTE FIFO AND VLIO INTERFACE