- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300162 > XQ4013E-3HQ240N (XILINX INC) Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | XQ4013E-3HQ240N |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 125 MHz, PQFP240 |
| 封裝： | PLASTIC, QFP-240 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 294K |
| 代理商： | XQ4013E-3HQ240N |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
2-57
Product Specification
1-800-255-7778
R
1
2
3
4
5
6
XQ4000E IOB Input Switching Characteristic Guidelines (continued)
Symbol
Description
Device
-3
-4
Units
Min
Max
Min
Max
Setup Times (TTL Inputs)(1,2)
TPICK
Pad to clock (IK), no delay
All devices
2.6
-
4.0
-
ns
TPICKD
Pad to clock (IK), with delay
XQ4005E
-
10.9
-
ns
XQ4010E
9.8
-
11.3
-
ns
XQ4013E
10.2
-
11.8
-
ns
XQ4025E
-
14.0
-
ns
Setup Times (CMOS Inputs)(1,2)
TPICKC
Pad to clock (IK), no delay
All devices
3.3
-
6.0
-
ns
TPICKDC Pad to clock (IK), with delay
XQ4005E
-
12.0
-
ns
XQ4010E
10.5
-
13.0
-
ns
XQ4013E
10.9
-
13.5
-
ns
XQ4025E
-
16.0
-
ns
(TTL or CMOS)
TECIK
Clock enable (EC) to clock (IK), no delay
All devices
2.5
-
3.5
-
ns
TECIKD
Clock enable (EC) to clock (IK), with delay
XQ4005E
-
10.4
-
ns
XQ4010E
9.7
-
10.7
-
ns
XQ4013E
10.1
-
11.1
-
ns
XQ4025E
-
14.0
-
ns
Global Set/Reset(3)
TRRI
Delay from GSR net through Q to I1, I2
All devices
-
7.8
-
12.0
ns
TMRW
GSR width
All devices
11.5
-
13.0
-
ns
TMRI
GSR inactive to first active clock (IK) edge
All devices
11.5
-
13.0
-
ns
Notes:
1.
Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock
input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.
2.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
3.
Timing is based on the XC4005E. For other devices see the XACT timing calculator.
相關PDF資料 |
PDF描述 |
|---|---|
| XQ4013E-4PG223M | Field Programmable Gate Array (FPGA) |
| XR16M770IL24 | 1 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC24 |
| XR16M780IM48 | SERIAL COMM CONTROLLER, PQFP48 |
| XR68C681CJ | XR-68C681CJ PLCC 44 UART 2 CHANELS |
| XS170 | Multifunction Telecom Switch |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4013E-3PG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3PG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E-3PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-4BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。