- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372929 > XQ4013E-3BG191N (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號： | XQ4013E-3BG191N |
| 廠商： | Xilinx, Inc. |
| 元件分類： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁數(shù)： | 27/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4013E-3BG191N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
1-800-255-7778XQ4028EX Pin-to-Pin Output Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
clock loading. For more specific, more precise, and
worst-case guaranteed data, reflecting the actual routing
structure, use the values provided by the static timing ana-
lyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report. Values apply to all XQ4000EX
devices unless otherwise noted.
XQ4028EX Output Flip-Flop, Clock to Out
(1,2)
XQ4028EX Output Mux, Clock to Out
(1,2)
XQ4028EX Output Level and Slew Rate Adjustments
The following table must be used to adjust output parameters and output switching characteristics.
Symbol
Description
-4
Units
Max
T
ICKOF
T
ICKEOF
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
Output timing is measured at TTL threshold with 50 pF external capacitive load.
3.
OFF = Output Flip-Flop
Global low skew clock to output using OFF
(3)
Global early clock to output using OFF
(3)
16.6
ns
13.1
ns
Symbol
Description
-4
Units
Max
T
PFPF
T
PEFPF
Global low skew clock to TTL output (fast) using OMUX
3)
Global early clock to TTL output (fast) using OMUXF
(3)
15.9
ns
12.4
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
Output timing is measured at ~50% V
CC
threshold with 50 pF external capacitive load. For different loads, see graph below.
OMUX = Output MUX
2.
3.
Symbol
Description
-4
Units
Max
T
TTLOF
T
TTLO
T
CMOSOF
T
CMOSO
For TTL output FAST add
0
ns
For TTL output SLOW add
2.9
ns
For CMOS FAST output add
1.0
ns
For CMOS SLOW output add
3.6
ns
相關PDF資料 |
PDF描述 |
|---|---|
| XQ4013E-4BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E-4BG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E-4PG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E-4PG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4025E | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4013E-3BG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3BG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3CB191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3CB191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013E-3CB196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。