參數(shù)資料
型號: XCS30XL-4TQ144I
廠商: Xilinx Inc
文件頁數(shù): 4/83頁
文件大?。?/td> 0K
描述: IC FPGA 3.3V I-TEMP HP 144TQFP
產(chǎn)品變化通告: Product Discontinuation 26/Oct/2011
標準包裝: 60
系列: Spartan®-XL
LAB/CLB數(shù): 576
邏輯元件/單元數(shù): 1368
RAM 位總計: 18432
輸入/輸出數(shù): 113
門數(shù): 30000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
Spartan and Spartan-XL FPGA Families Data Sheet
12
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Double-Length Lines
The double-length lines consist of a grid of metal segments,
each twice as long as the single-length lines: they run past
two CLBs before entering a PSM. Double-length lines are
grouped in pairs with the PSMs staggered, so that each line
goes through a PSM at every other row or column of CLBs
(see Figure 8).
There are four vertical and four horizontal double-length
lines associated with each CLB. These lines provide faster
signal routing over intermediate distances, while retaining
routing flexibility.
Longlines
Longlines form a grid of metal interconnect segments that
run the entire length or width of the array. Longlines are
intended for high fan-out, time-critical signal nets, or nets
that are distributed over long distances.
Each Spartan/XL device longline has a programmable split-
ter switch at its center. This switch can separate the line into
two independent routing channels, each running half the
width or height of the array.
Routing connectivity of the longlines is shown in Figure 8.
The longlines also interface to some 3-state buffers which is
I/O Routing
Spartan/XL devices have additional routing around the IOB
ring. This routing is called a VersaRing. The VersaRing facil-
itates pin-swapping and redesign without affecting board
layout. Included are eight double-length lines, and four long-
lines.
Global Nets and Buffers
The Spartan/XL devices have dedicated global networks.
These networks are designed to distribute clocks and other
high fanout control signals throughout the devices with min-
imal skew.
Four vertical longlines in each CLB column are driven exclu-
sively by special global buffers. These longlines are in addi-
tion to the vertical longlines used for standard interconnect.
In the 5V Spartan devices, the four global lines can be
driven by either of two types of global buffers; Primary
Global buffers (BUFGP) or Secondary Global buffers
(BUFGS). Each of these lines can be accessed by one par-
ticular Primary Global buffer, or by any of the Secondary
Global buffers, as shown in Figure 11. In the 3V
Spartan-XL devices, the four global lines can be driven by
any of the eight Global Low-Skew Buffers (BUFGLS). The
clock pins of every CLB and IOB can also be sourced from
local interconnect.
Figure 10: Programmable Switch Matrix
Six Pass Transistors Per
Switch Matrix Interconnect Point
DS060_10_081100
相關(guān)PDF資料
PDF描述
XCS30XL-4TQ144C IC FPGA 3.3V C-TEMP HP 144TQFP
ACB60DHAR-S793 CONN EDGECARD 120PS .050 3.3V
HSC65DRYI-S734 CONN EDGECARD 130PS DIP .100 SLD
FMC28DRYI CONN EDGECARD 56POS DIP .100 SLD
AMM36DRYI CONN EDGECARD 72POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30XL-4TQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays