參數(shù)資料
    型號: XCS20-4PQ240C
    廠商: Xilinx, Inc.
    英文描述: Spartan and Spartan-XL Families Field Programmable Gate Arrays
    中文描述: 斯巴達(dá)和Spartan - xL的家庭現(xiàn)場可編程門陣列
    文件頁數(shù): 67/82頁
    文件大小: 863K
    代理商: XCS20-4PQ240C
    Spartan and Spartan-XL Families Field Programmable Gate Arrays
    DS060 (v1.6) September 19, 2001
    Product Specification
    1-800-255-7778
    R
    The register choice is made by placing the appropriate
    library symbol. For example, IFD is the basic input flip-flop
    (rising edge triggered), and ILD is the basic input latch
    (transparent-High). Variations with inverted clocks are also
    available. The clock signal inverter is also shown in Figure 5
    on the CK line.
    The Spartan IOB data input path has a one-tap delay ele-
    ment: either the delay is inserted (default), or it is not. The
    Spartan-XL IOB data input path has a two-tap delay ele-
    ment, with choices of a full delay, a partial delay, or no delay.
    The added delay guarantees a zero hold time with respect
    to clocks routed through the global clock buffers. (See Glo-
    bal Nets and Buffers, page 12 for a description of the glo-
    bal clock buffers in the Spartan/XL families.) For a shorter
    input register setup time, with positive hold-time, attach a
    NODELAY attribute or property to the flip-flop.The output of
    the input register goes to the routing channels (via I1 and I2
    in Figure 6). The I1 and I2 signals that exit the IOB can each
    carry either the direct or registered input signal.
    The 5V Spartan input buffers can be globally configured for
    either TTL (1.2V) or CMOS (VCC/2) thresholds, using an
    option in the bitstream generation software. The Spartan
    output levels are also configurable; the two global adjust-
    ments of input threshold and output level are independent.
    The inputs of Spartan devices can be driven by the outputs
    of any 3.3V device, if the Spartan inputs are in TTL mode.
    Input and output thresholds are TTL on all configuration
    pins until the configuration has been loaded into the device
    and specifies how they are to be used. Spartan-XL inputs
    are TTL compatible and 3.3V CMOS compatible.
    Supported sources for Spartan/XL device inputs are shown
    Spartan-XL I/Os are fully 5V tolerant even though the VCC is
    3.3V. This allows 5V signals to directly connect to the Spar-
    tan-XL inputs without damage, as shown in Table 4. In addi-
    tion, the 3.3V VCC can be applied before or after 5V signals
    are applied to the I/Os. This makes the Spartan-XL devices
    immune to power supply sequencing problems.
    Figure 6: Simplified Spartan/XL IOB Block Diagram
    Multiplexer Controlled
    by Configuration Program
    T
    O
    OK
    Q
    GTS
    D
    CK
    EC
    I1
    I2
    IK
    EC
    Q
    D
    CK
    EC
    Delay
    Package
    Pad
    Programmable
    Pull-Up/
    Pull-Down
    Network
    OUTPUT DRIVER
    Programmable Slew Rate
    Programmable TTL/CMOS Drive
    (Spartan only)
    INPUT BUFFER
    DS060_06_041901
    相關(guān)PDF資料
    PDF描述
    XCS20-4PQ240I Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ256C Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ256I Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ280C Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ280I Spartan and Spartan-XL Families Field Programmable Gate Arrays
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    XCS20-4PQ240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL FPGA
    XCS20-4PQ256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ256I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ280C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
    XCS20-4PQ280I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays