參數(shù)資料
型號： XCS20-3PQ208I
廠商： Xilinx Inc
文件頁數(shù)： 83/83頁
文件大小： 0K
描述： IC FPGA 5V I-TEMP 208-PQFP
產(chǎn)品變化通告： Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
標(biāo)準(zhǔn)包裝： 24
系列： Spartan®
LAB/CLB數(shù)： 400
邏輯元件/單元數(shù)： 950
RAM 位總計： 12800
輸入/輸出數(shù)： 160
門數(shù)： 20000
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-PQFP（28x28）
Spartan and Spartan-XL FPGA Families Data Sheet
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Output Multiplexer/2-Input Function Generator
(Spartan-XL Family Only)
The output path in the Spartan-XL family IOB contains an
additional multiplexer not available in the Spartan family
IOB. The multiplexer can also be configured as a 2-input
function generator, implementing a pass gate, AND gate,
OR gate, or XOR gate, with 0, 1, or 2 inverted inputs.
When configured as a multiplexer, this feature allows two
output signals to time-share the same output pad, effec-
tively doubling the number of device outputs without requir-
ing a larger, more expensive package. The select input is
the pin used for the output flip-flop clock, OK.
When the multiplexer is configured as a 2-input function
generator, logic can be implemented within the IOB itself.
Combined with a Global buffer, this arrangement allows
very high-speed gating of a single signal. For example, a
wide decoder can be implemented in CLBs, and its output
gated with a Read or Write Strobe driven by a global buffer.
The user can specify that the IOB function generator be
used by placing special library symbols beginning with the
letter "O." For example, a 2-input AND gate in the IOB func-
tion generator is called OAND2. Use the symbol input pin
labeled "F" for the signal on the critical path. This signal is
placed on the OK pin — the IOB input with the shortest
delay to the function generator. Two examples are shown in
Output Buffer
An active High 3-state signal can be used to place the out-
put buffer in a high-impedance state, implementing 3-state
outputs or bidirectional I/O. Under configuration control, the
output (O) and output 3-state (T) signals can be inverted.
The polarity of these signals is independently configured for
each IOB (see Figure 6, page 7). An output can be config-
ured as open-drain (open-collector) by tying the 3-state pin
(T) to the output signal, and the input pin (I) to Ground.
By default, a 5V Spartan device output buffer pull-up struc-
ture is configured as a TTL-like totem-pole. The High driver
is an n-channel pull-up transistor, pulling to a voltage one
transistor threshold below VCC. Alternatively, the outputs
can be globally configured as CMOS drivers, with additional
p-channel pull-up transistors pulling to VCC. This option,
applied using the bitstream generation software, applies to
all outputs on the device. It is not individually programma-
ble.
All Spartan-XL device outputs are configured as CMOS
drivers, therefore driving rail-to-rail. The Spartan-XL family
outputs are individually programmable for 12 mA or 24 mA
output drive.
Any 5V Spartan device with its outputs configured in TTL
mode can drive the inputs of any typical 3.3V device. Sup-
ported destinations for Spartan/XL device outputs are
shown in Table 7.
Three-State Register (Spartan-XL Family Only)
Spartan-XL devices incorporate an optional register control-
ling the three-state enable in the IOBs. The use of the
three-state control register can significantly improve output
enable and disable time.
Output Slew Rate
The slew rate of each output buffer is, by default, reduced,
to minimize power bus transients when switching non-criti-
cal signals. For critical signals, attach a FAST attribute or
property to the output buffer or flip-flop.
Spartan/XL devices have a feature called "Soft Start-up,"
designed to reduce ground bounce when all outputs are
turned on simultaneously at the end of configuration.
When the configuration process is finished and the device
starts up, the first activation of the outputs is automatically
slew-rate limited. Immediately following the initial activation
of the I/O, the slew rate of the individual outputs is deter-
mined by the individual configuration option for each IOB.
Pull-up and Pull-down Network
Programmable pull-up and pull-down resistors are used for
tying unused pins to VCC or Ground to minimize power con-
sumption and reduce noise sensitivity. The configurable
pull-up resistor is a p-channel transistor that pulls to VCC.
The configurable pull-down resistor is an n-channel transis-
tor that pulls to Ground. The value of these resistors is typi-
cally
20 K
Figure 7: AND and MUX Symbols in Spartan-XL IOB
DS060_07_081100
OAND2
OMUX2
F
D0
D1
O
S0
相關(guān)PDF資料
PDF描述
XCS10XL-4VQ100I IC FPGA 3.3V I-TEMP 100-VQFP
KMPC860DEVR80D4 IC MPU POWERQUICC 80MHZ 357-PBGA
FMC65DRAH CONN EDGECARD 130PS R/A .100 SLD
FMC50DREN-S13 CONN EDGECARD 100POS .100 EXTEND
FMC50DREH-S13 CONN EDGECARD 100POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS20-3PQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-3PQ240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS20-3PQ256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-3PQ256I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20-3PQ280C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*