- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300149 > XCS10XL-5BG208I (Xilinx, Inc.) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號： | XCS10XL-5BG208I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | 斯巴達和Spartan - xL的家庭現(xiàn)場可編程門陣列 |
| 文件頁數(shù)： | 52/82頁 |
| 文件大小： | 863K |
| 代理商： | XCS10XL-5BG208I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
Spartan and Spartan-XL Families Field Programmable Gate Arrays
56
DS060 (v1.6) September 19, 2001
1-800-255-7778
Product Specification
R
Spartan-XL CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all Spartan-XL devices and are expressed in nano-
seconds unless otherwise noted.
Symbol
Single Port RAM
Size(1)
Speed Grade
Units
-5
-4
Min
Max
Min
Max
Write Operation
TWCS
Address write cycle time (clock K period)
16x2
7.7
-
8.4
-
ns
TWCTS
32x1
7.7
-
8.4
-
ns
TWPS
Clock K pulse width (active edge)
16x2
3.1
-
3.6
-
ns
TWPTS
32x1
3.1
-
3.6
-
ns
TASS
Address setup time before clock K
16x2
1.3
-
1.5
-
ns
TASTS
32x1
1.5
-
1.7
-
ns
TDSS
DIN setup time before clock K
16x2
1.5
-
1.7
-
ns
TDSTS
32x1
1.8
-
2.1
-
ns
TWSS
WE setup time before clock K
16x2
1.4
-
1.6
-
ns
TWSTS
32x1
1.3
-
1.5
-
ns
All hold times after clock K
16x2
0.0
-
0.0
-
ns
TWOS
Data valid after clock K
32x1
-
4.5
-
5.3
ns
TWOTS
16x2
-
5.4
-
6.3
ns
Read Operation
TRC
Address read cycle time
16x2
2.6
-
3.1
-
ns
TRCT
32x1
3.8
-
5.5
-
ns
TILO
Data Valid after address change (no Write
Enable)
16x2
-
1.0
-
1.1
ns
TIHO
32x1
-
1.7
-
2.0
ns
TICK
Address setup time before clock K
16x2
0.6
-
0.7
-
ns
TIHCK
32x1
1.3
-
1.6
-
ns
Notes:
1.
Timing for 16 x 1 RAM option is identical to 16 x 2 RAM timing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCS10XL-5BG240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG240I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG256C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG256I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG280I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCS10XL-5BG240C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG240I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG256C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS10XL-5BG256I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL FPGA |
| XCS10XL-5BG280C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。