- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄19664 > XCR3384XL-7PQ208C (Xilinx Inc)IC CPLD 3.3V ZERO PWR 208-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3384XL-7PQ208C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CPLD 3.3V ZERO PWR 208-PQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | CoolRunner XPLA3 |
| 可編程類(lèi)型： | 系統(tǒng)內(nèi)可編程（最少 1K 次編程/擦除循環(huán)） |
| 最大延遲時(shí)間 tpd(1)： | 7.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 24 |
| 宏單元數(shù)： | 384 |
| 門(mén)數(shù)： | 9000 |
| 輸入/輸出數(shù)： | 172 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤(pán) |
CoolRunner XPLA3 CPLD
4
DS012 (v2.5) May 26, 2009
Product Specification
R
Macrocell Architecture
Figure 5 shows the architecture of the macrocell used in the
CoolRunner XPLA3 CPLD. Any macrocell can be reset or
preset on power-up. Each macrocell register can be config-
ured as a D-, T-, or Latch-type flip-flop, or bypassed if the
macrocell is required as a combinatorial logic function.
Each of these flip-flops can be clocked from any one of eight
sources or their complements. There are two global syn-
chronous clocks that are selected from the four external
clock pins. There is one universal clock signal. The clock
input signals CT[4:7] (Local Control Terms) can be individu-
ally configured as either a PRODUCT term or SUM term
equation created from the 40 signals available inside the
function block.
There are two muxed paths to the ZIA. One mux selects
from either the output of the VFM or the output of the regis-
ter. The other mux selects from the output of the register or
from the I/O pad of the macrocell. When the I/O pin is used
as an output, the output buffer is enabled, and the macrocell
feedback path can be used to feed back the logic imple-
mented in the macrocell. When an I/O pin is used as an
input, the output buffer is 3-stated and the input signal is fed
into the ZIA via the I/O feedback path. The logic imple-
Figure 3: Xilinx CoolRunner XPLA3 Function Block Architecture
Figure 4: Variable Function Multiplexer
Foldback NAND
(PT[8:15])
(PT[0:47])
(PT0)
(PT7)
(PT[32:47])
(PT16)
(PT[0:47])
(PT31)
To Local Control Term (LCT0)
To Universal Control Term (UCT) Mux
To Local Control Term (LCT7)
P-term Clocks
8
Product
Term
Array
40 x 48
ZIA
40
VFM
Macrocell 1
D
Q
I/O1
ZIA
1
48
D
Q
ZIA
I/O16
VFM
Macrocell 16
1
48
DS012_02_101200
From PLA OR Term
To Combinatorial Path
and Register Input
From P-term
DS012_03_121699
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM06DRKN | CONN EDGECARD 12POS DIP .156 SLD |
| XCR3384XL-10PQ208I | IC CPLD 3.3V ZERO PWR 208-PQFP |
| GBM06DRKH | CONN EDGECARD 12POS DIP .156 SLD |
| XCR3384XL-12FT256I | IC CPLD 3.3V ZERO PWR 256-BGA |
| EEM08DRUS | CONN EDGECARD 16POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3384XL-7PQ208I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL-7PQG208C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 9K GATES 384 MCRCLLS 166.67MHZ COMM 0. - Trays |
| XCR3384XL-7TQ144C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 9K GATES 384 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3384XL-7TQ144I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL-7TQG144C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 9K GATES 384 MCRCLLS 166.67MHZ 0.35UM - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。