R
Pin Descriptions
This section provides native Flash interface, Boundary
Scan, and target FPGA configuration pinout information.
Native Flash Interface Pins
All of the native Flash memory pins are routed to pins on the
System ACE MPM ball-grid-array. Thus, the Flash memory
is available to the system for direct read and write access
with a few restrictions. See Note 1 and
Table 1
for descrip-
tions of the restrictions.
Notes:
1.
All of the native Flash memory interface pins are connected to
the System ACE MPM controller (except where explicitly
noted in the pin description). The FCM_ENABLE pin must be
held Low to externally access the Flash memory without
contention with the System ACE MPM controller.
Boundary Scan Pins
The System ACE MPM controller (Virtex-E XCV50E) and
the System ACE MPM controller PROM (XC18V01) are
both IEEE Standard 1149.1 compatible devices. The Sys-
tem ACE MPM connects these devices into an internal scan
chain comprised of the XC18V01 device followed by the
XCV50E device. The internal scan chain is accessible
through the boundary scan test access port (TAP) on the
BG388 package. See
Table 2
.
Table 1:
Native Flash Memory Interface Pins
Pin Name
Pin Type
Description
A0-A21
I/O
Flash memory address bus. A21 exists on the XCCACEM64 only. A20 exists
on the XCCACEM32 and XCCACEM64 only.
DQ0-DQ15
I/O
Flash memory data bus. DQ15 becomes the A-1 pin in the XCCACEM16 and
XCCACEM32 when the BYTE mode is active.
RESET
I/O
Flash memory hardware reset. When asserted, all Flash operations are
immediately terminated and Flash is reset to read mode. When RESET and CE
are held High, the Flash memory is put into standby mode. Do not apply V
ID
to
the RESET pin. The RESET is connected to the System ACE MPM controller
that has a maximum tolerance of 3.6V.
CE
I/O
Flash memory chip enable. When RESET and CE are held High, the Flash
memory is put into standby mode.
OE
I/O
Flash memory output enable.
WE
I/O
Flash memory write enable.
RY/BY
Output
Flash memory ready/busy signal. Open-drain output. When Low, the RD/BY
signal indicates that the Flash is actively erasing, programming, or resetting.
XCCACEM16 and XCCACEM32 only.
WP
I/O
Flash memory hardware write protect.
ACC
Input
Flash memory accelerated mode pin. Do not apply V
HH
to the XCCACEM32
WP/ACC pin. The XCCACEM32 WP/ACC pin is connected to the System ACE
MPM controller that has a maximum tolerance of 3.6V. The XCCACEM64 ACC
pin is independent of the rest of the System ACE MPM and may be used to put
the Flash memory into accelerated program operation.
FLASH_IO_LEVEL
Input
Flash memory V
IO
pin on the XCCACEM64 only. This pin must be connected
to 3.3V for compatibility with the System ACE MPM controller.
BYTE
Input
Flash memory byte-wide data bus mode. XCCACEM16 and XCCACEM32
only. This pin must be connected to 3.3V for compatibility with the System ACE
MPM controller and thus only the 16-bit, word mode is available for accessing
the Flash memory in the system.