- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4196 > XC6VLX550T-1FFG1760C (Xilinx Inc)IC FPGA VIRTEX 6 549K 1760FFGBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC6VLX550T-1FFG1760C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 10/11頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX 6 549K 1760FFGBGA |
| 產(chǎn)品培訓(xùn)模塊： | Virtex-6 FPGA Overview |
| 產(chǎn)品變化通告： | Virtex-6 FIFO Input Logic Reset 18/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex® 6 LXT |
| LAB/CLB數(shù)： | 42960 |
| 邏輯元件/單元數(shù)： | 549888 |
| RAM 位總計(jì)： | 23298048 |
| 輸入/輸出數(shù)： | 1200 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 1760-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 1760-FCBGA |
Virtex-6 Family Overview
DS150 (v2.4) January 19, 2012
Product Specification
8
The System Monitor does not require explicit instantiation in a design. Once the appropriate power supply connections are
made, measurement data can be accessed at any time, even pre-configuration or during power down, through the JTAG test
access port (TAP).
Low-Power Gigabit Transceivers
Ultra-fast serial data transmission between ICs, over the backplane, or over longer distances is becoming increasingly
popular and important. It requires specialized dedicated on-chip circuitry and differential I/O capable of coping with the
signal integrity issues at these high data rates.
All but one Virtex-6 device has between 8 to 72 gigabit transceiver circuits. Each GTX transceiver is a combined transmitter
and receiver capable of operating at a data rate between 480 Mb/s and 6.6 Gb/s. Lower data rates can be achieved using
FPGA logic-based oversampling. Each GTH transceiver is a combined transmitter and receiver capable of operating at a
rate between 2.488 Gb/s and 11.18 Gb/s. The GTX transmitter and receiver are independent circuits that use separate
PLLs to multiply the reference frequency input by certain programmable numbers between 4 and 25, to become the bit-serial
data clock. The GTH transceiver is a purpose-built design for 10 Gb/s rates and shares a single high-performance PLL
between four transmitter and receiver circuits. Each GTX and GTH transceiver has a large number of user-definable features
and parameters. All of these can be defined during device configuration, and many can also be modified during operation.
Transmitter
The GTX transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 8, 10, 16, 20, 32, or 40. The
GTH transmitter offers bit widths of 16, 20, 32, 40, 64, or 80 to allow additional timing margin for high-performance designs.
These transmitter outputs drive the PC board with a single-channel differential current-mode logic (CML) output signal.
TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from
the internal logic. The incoming parallel data is fed through a small FIFO and can optionally be modified with the 8B/10B,
64B/66B, or the 64B/67B (GTX only) algorithm to guarantee a sufficient number of transitions. The bit-serial output signal
drives two package pins with complementary CML signals. This output signal pair has programmable signal swing as well as
programmable pre-emphasis to compensate for PC board losses and other interconnect characteristics.
Receiver
The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit serial differential signal into a parallel
stream of words, each 8, 10, 16, 20, 32, or 40 bits wide. The GTH transceiver offers 16, 20, 32, 40, 64, and 80 bit widths to
allow greater timing margin. The receiver takes the incoming differential data stream, feeds it through a programmable
equalizer (to compensate for PC board and other interconnect characteristics), and uses the FREF input to initiate clock
recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and
optionally guarantees sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into
the FPGA logic using the RXUSRCLK clock. The serial-to-parallel conversion ratio for GTX transceivers can be 8, 10, 16, 20,
32, or 40. The serial-to-parallel conversion ratio for GTH transceivers can be 16, 20, 32, 40, 64, or 80 for GTH.
Out-of-Band Signaling
The GTX transceivers provide Out-of-Band (OOB) signaling, often used to send low-speed signals from the transmitter to
the receiver, while high-speed serial data transmission is not active, typically when the link is in a power-down state or has
not been initialized. This benefits PCI Express and SATA/SAS applications.
Integrated Interface Blocks for PCI Express Designs
The PCI Express standard is a packet-based, point-to-point serial interface standard. The differential signal transmission
uses an embedded clock, which eliminates the clock-to-data skew problems of traditional wide parallel buses.
The PCI Express Base Specification Revision 2.0 is backwards compatible with Revision 1.1 and defines a configurable raw
data rate of 2.5 Gb/s, or 5.0 Gb/s per lane in each direction. To scale bandwidth, the specification allows multiple lanes to be
joined to form a larger link between PCI Express devices.
All Virtex-6 devices (except the XC6VLX760) include at least one integrated interface block for PCI Express technology that
can be configured as an Endpoint or Root Port, compliant to the PCI Express Base Specification Revision 2.0. The Root Port
can be used to build the basis for a compatible Root Complex, to allow custom FPGA-FPGA communication via the PCI
Express protocol, and to attach ASSP Endpoint devices such as Fibre Channel HBAs to the FPGA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC6VLX550T-1FFG1759C | IC FPGA VIRTEX 6 549K 1759FFGBGA |
| ACB105DHLT | CONN EDGECARD 210PS .050 DIP SLD |
| IDT71024S20YG | IC SRAM 1MBIT 20NS 32SOJ |
| XC5VFX100T-2FF1738I | IC FPGA VIRTEX-5FXT 1738FFBGA |
| XC5VFX100T-3FFG1738C | IC FPGA VIRTEX 5 100K 1738FFGBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC6VLX550T-1FFG1760I | 功能描述:IC FPGA VIRTEX 6 549K 1760FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex® 6 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC6VLX550T-2FF1759C | 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 FAMILY 549888 CELLS 40NM (CMOS) TECHNOLOGY 1V - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 550K 1759BGA 制造商:Xilinx 功能描述:IC FPGA 840 I/O 1759FCBGA |
| XC6VLX550T-2FF1759E | 制造商:Xilinx 功能描述:VIRTEX6LXT - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 550K 1759BGA 制造商:Xilinx 功能描述:IC FPGA 840 I/O 1759FCBGA |
| XC6VLX550T-2FF1760C | 制造商:Xilinx 功能描述:FPGA VIRTEX-6 LXT FAMILY 549888 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 550K 1760BGA |
| XC6VLX550T-2FF1760E | 制造商:Xilinx 功能描述:IC FPGA 1200 I/O 1760FBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。