- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4246 > XC6SLX100-3FG676I (Xilinx Inc)IC FPGA SPARTAN 6 676FGGBGA PDF資料下載
參數(shù)資料
| 型號： | XC6SLX100-3FG676I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN 6 676FGGBGA |
| 標準包裝： | 40 |
| 系列： | Spartan® 6 LX |
| LAB/CLB數(shù)： | 7911 |
| 邏輯元件/單元數(shù)： | 101261 |
| RAM 位總計： | 4939776 |
| 輸入/輸出數(shù)： | 480 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 676-BGA |
| 供應(yīng)商設(shè)備封裝： | 676-FBGA（27x27） |
Spartan-6 Family Overview
DS160 (v2.0) October 25, 2011
Product Specification
3
Spartan-6 FPGA Device-Package Combinations and Available I/Os
Spartan-6 FPGA package combinations with the available I/Os and GTP transceivers per package are shown in Table 2.
Due to the transceivers, the LX and LXT pinouts are not compatible.
Configuration
Spartan-6 FPGAs store the customized configuration data in SRAM-type internal latches. The number of configuration bits
is between 3 Mb and 33 Mb depending on device size and user-design implementation options. The configuration storage
is volatile and must be reloaded whenever the FPGA is powered up. This storage can also be reloaded at any time by pulling
the PROGRAM_B pin Low. Several methods and data formats for loading configuration are available.
Bit-serial configurations can be either master serial mode, where the FPGA generates the configuration clock (CCLK) signal,
or slave serial mode, where the external configuration data source also clocks the FPGA. For byte-wide configurations,
master SelectMAP mode generates the CCLK signal while slave SelectMAP mode receives the CCLK signal for the 8- and
16-bit-wide transfer. In master serial mode, the beginning of the bitstream can optionally switch the clocking source to an
external clock, which can be faster or more precise than the internal clock. The available JTAG pins use boundary-scan
protocols to load bit-serial configuration data.
Table 2: Spartan-6 Device-Package Combinations and Maximum Available I/Os
Package
CPG196(1)
TQG144(1)
CSG225(2)
FT(G)256(3)
CSG324
FG(G)484(3,4)
CSG484(4)
FG(G)676(3)
FG(G)900(3)
Body Size
(mm)
8x 8
20x20
13x13
17x17
15x15
23x23
19x19
27x 27
31x31
Pitch (mm)
0.5
0.8
1.0
0.8
1.0
0.8
1.0
Device
User I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
GTPs
User
I/O
XC6SLX4
106
102
132
XC6SLX9
106
102
160
186
NA
200
XC6SLX16
106
160
186
NA
232
XC6SLX25
186
NA
226
NA
266
XC6SLX45
NA
218
NA
316
NA
320
NA
358
XC6SLX75
NA
280
NA
328
NA
408
XC6SLX100
NA
326
NA
338
NA
480
XC6SLX150
NA
338
NA
338
NA
498
NA
576
XC6SLX25T
2
190
2
250
XC6SLX45T
4
190
4
296
4
296
XC6SLX75T
4
268
4
292
8
348
XC6SLX100T
4
296
4
296
8
376
8
498
XC6SLX150T
4
296
4
296
8
396
8
540
Notes:
1.
There is no memory controller on the devices in these packages.
2.
Memory controller block support is x8 on the XC6SLX9 and XC6SLX16 devices in the CSG225 package. There is no memory controller in the
XC6SLX4.
3.
These devices are available in both Pb and Pb-free (additional G) packages as standard ordering options.
4.
These packages support two of the four memory controllers in the XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, and
XC6SLX150T devices.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST25VF020-20-4I-QAE-T | IC FLASH SER 2MB 20MHZ SPI 8WSON |
| SST25VF020-20-4C-SAE-T | IC FLASH SER 2MB 20MHZ SPI 8SOIC |
| 25AA128-I/SM | IC EEPROM 128KBIT 10MHZ 8SOIC |
| XC6SLX100-3FGG676I | IC FPGA SPARTAN 6 101K 676FGGBGA |
| 25AA128T-I/SM | IC EEPROM 128KBIT 10MHZ 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC6SLX100-3FGG484C | 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LX 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA（23x23） 其它名稱:220-1241 |
| XC6SLX100-3FGG484I | 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC6SLX100-3FGG676C | 功能描述:IC FPGA SPARTAN 6 101K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LX 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA（23x23） 其它名稱:220-1241 |
| XC6SLX100-3FGG676I | 功能描述:IC FPGA SPARTAN 6 101K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC6SLX100-L1CSG484C | 功能描述:IC FPGA SPARTAN 6 101K 484CSGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 6 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。