Table 33:" />

      參數(shù)資料
      型號: XC5VLX50-3FF676C
      廠商: Xilinx Inc
      文件頁數(shù): 9/91頁
      文件大?。?/td> 0K
      描述: IC FPGA VIRTEX-5 50K 676FBGA
      標(biāo)準(zhǔn)包裝: 1
      系列: Virtex®-5 LX
      LAB/CLB數(shù): 3600
      邏輯元件/單元數(shù): 46080
      RAM 位總計(jì): 1769472
      輸入/輸出數(shù): 440
      電源電壓: 0.95 V ~ 1.05 V
      安裝類型: 表面貼裝
      工作溫度: 0°C ~ 85°C
      封裝/外殼: 676-BBGA,F(xiàn)CBGA
      供應(yīng)商設(shè)備封裝: 676-FCBGA(27x27)
      配用: 568-5088-ND - BOARD DEMO DAC1408D750
      HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
      HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
      HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
      HW-AFX-FF676-500-G-ND - BOARD DEV VIRTEX 5 FF676
      HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
      122-1508-ND - EVALUATION PLATFORM VIRTEX-5
      Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
      DS202 (v5.3) May 5, 2010
      Product Specification
      17
      Table 33: GTP_DUAL Tile User Clock Switching Characteristics(1)
      Symbol
      Description
      Conditions
      Speed Grade
      Units
      -3
      -2
      -1
      FTXOUT
      TXOUTCLK maximum frequency
      375
      320
      MHz
      FRXREC
      RXRECCLK maximum frequency
      375
      320
      MHz
      TRX
      RXUSRCLK maximum frequency
      375
      320
      MHz
      TRX2
      RXUSRCLK2 maximum frequency
      RXDATAWIDTH = 0
      350
      320
      MHz
      RXDATAWIDTH = 1
      187.5
      160
      MHz
      TTX
      TXUSRCLK maximum frequency
      375
      320
      MHz
      TTX2
      TXUSRCLK2 maximum frequency
      TXDATAWIDTH = 0
      350
      320
      MHz
      TXDATAWIDTH = 1
      187.5
      160
      MHz
      Notes:
      1.
      Clocking must be implemented as described in UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide
      Table 34: GTP_DUAL Tile Transmitter Switching Characteristics
      Symbol
      Description
      Min
      Typ
      Max
      Units
      FGTPTX
      Serial data rate range
      0.1
      FGTPMAX
      Gb/s
      TRTX
      TX Rise time
      140
      ps
      TFTX
      TX Fall time
      120
      ps
      TLLSKEW
      TX lane-to-lane skew(1)
      855
      ps
      VTXOOBVDPP
      Electrical idle amplitude
      20
      mV
      TTXOOBTRANS
      Electrical idle transition time
      40
      ns
      TJ3.75
      Total Jitter(2)
      3.75 Gb/s
      0.35
      UI
      DJ3.75
      Deterministic Jitter(2)
      0.19
      UI
      TJ3.2
      Total Jitter(2)
      3.20 Gb/s
      0.35
      UI
      DJ3.2
      Deterministic Jitter(2)
      0.19
      UI
      TJ2.5
      Total Jitter(2)
      2.50 Gb/s
      0.30
      UI
      DJ2.5
      Deterministic Jitter(2)
      0.14
      UI
      TJ2.0
      Total Jitter(2)
      2.00 Gb/s
      0.30
      UI
      DJ2.0
      Deterministic Jitter(2)
      0.14
      UI
      TJ1.25
      Total Jitter(2)
      1.25 Gb/s
      0.20
      UI
      DJ1.25
      Deterministic Jitter(2)
      0.10
      UI
      TJ1.00
      Total Jitter(2)
      1.00 Gb/s
      0.20
      UI
      DJ1.00
      Deterministic Jitter(2)
      0.10
      UI
      TJ500
      Total Jitter(2)
      500 Mb/s
      0.10
      UI
      DJ500
      Deterministic Jitter(2)
      0.04
      UI
      TJ100
      Total Jitter(2)
      100 Mb/s
      0.02
      UI
      DJ100
      Deterministic Jitter(2)
      0.01
      UI
      Notes:
      1.
      Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP_DUAL sites.
      2.
      Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1.
      3.
      All jitter values are based on a Bit-Error Ratio of 1e–12.
      相關(guān)PDF資料
      PDF描述
      BR25L010FVM-WTR IC EEPROM SER 1KB SPI BUS 8MSOP
      XC5VLX50-2FF676I IC FPGA VIRTEX-5 50K 676FBGA
      AMC31DRYH-S93 CONN EDGECARD 62POS DIP .100 SLD
      XC5VLX50-2FFG676I IC FPGA VIRTEX-5 50K 676-FBGA
      XC5VLX50-3FFG676C IC FPGA VIRTEX-5 50K 676-FBGA
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      XC5VLX50-3FFG1153C 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
      XC5VLX50-3FFG324C 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
      XC5VLX50-3FFG676C 功能描述:IC FPGA VIRTEX-5 50K 676-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
      XC5VLX50-3FFG676CES 制造商:Xilinx 功能描述:
      XC5VLX50T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview