參數(shù)資料
型號(hào): XC5VLX50-1FF676I
廠商: Xilinx Inc
文件頁(yè)數(shù): 13/91頁(yè)
文件大小: 0K
描述: IC FPGA VIRTEX-5 50K 676FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計(jì): 1769472
輸入/輸出數(shù): 440
電源電壓: 0.95 V ~ 1.05 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 676-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 676-FCBGA(27x27)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF676-500-G-ND - BOARD DEV VIRTEX 5 FF676
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
20
GTX_DUAL Tile DC Input and Output Levels
Table 40 summarizes the DC output specifications of the GTX_DUAL tiles in Virtex-5 FPGAs. Figure 6 shows the single-
ended output voltage swing. Figure 7 shows the peak-to-peak differential output voltage.
Consult UG198:Virtex-5 FPGA RocketIO GTX Transceiver User Guide for further details.
Table 39: GTX_DUAL Tile Quiescent Supply Current
Symbol
Description
Typ(1)
Max
Units
IAVTTTXQ
Quiescent MGTAVTTTX (transmitter termination) supply current
8.2
21.6
mA
IAVCCPLLQ
Quiescent MGTAVCCPLL (PLL) supply current
0.8
4.8
mA
IAVTTRXQ
Quiescent MGTAVTTRX (receiver termination) supply current. Includes
MGTAVTTRXCQ.
1.2
12.0
mA
IAVCCQ
Quiescent MGTAVCC (analog) supply current
9.0
50.4
mA
Notes:
1.
Typical values are specified at nominal voltage, 25°C.
2.
Device powered and unconfigured.
3.
Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER
Analyzer (XPA) tools.
4.
GTX_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of
available GTX_DUAL tiles in the target TXT or FXT device.
Table 40: GTX_DUAL Tile DC Specifications
Symbol
DC Parameter
Conditions
Min
Typ
Max
Units
DVPPIN
Differential peak-to-peak input
voltage
External AC coupled
≤ 4.25 Gb/s
125
1800
mV
External AC coupled
> 4.25 Gb/s
125
1800
mV
VIN
Absolute input voltage
DC coupled
MGTAVTTRX = 1.2V
–400
MGTAVTTRX +400
up to 1320
mV
VCMIN
Common mode input voltage
DC coupled
MGTAVTTRX = 1.2V
800
mV
DVPPOUT
Differential peak-to-peak output
voltage(1)
TXBUFDIFFCTRL = 111
1400
mV
VSEOUT
Single-ended output voltage
swing(1)
TXBUFDIFFCTRL = 111
700
mV
VCMOUT
Common mode output voltage
Equation based
MGTAVTTTX = 1.2V
1200–DVPPOUT/2
mV
RIN
Differential input resistance
85
100
120
Ω
ROUT
Differential output resistance
85
100
120
Ω
TOSKEW
Transmitter output skew
2
8
ps
CEXT
Recommended external AC coupling capacitor(2)
75
100
200
nF
Notes:
1.
The output swing and preemphasis levels are programmable using the attributes discussed in UG198:Virtex-5 FPGA RocketIO GTX
Transceiver User Guide and can result in values lower than reported in this table.
2.
Values outside of this range can be used as appropriate to conform to specific protocols and standards.
X-Ref Target - Figure 6
Figure 6: Single-Ended Output Voltage Swing
0
+V
P
N
VSEOUT
ds202_01_051607
相關(guān)PDF資料
PDF描述
BR93L46-W IC EEPROM 1KBIT 2MHZ 8DIP
XC5VLX50-1FFG676I IC FPGA VIRTEX-5 50K 676-FBGA
BR24L08FVM-WE2 IC EEPROM 8KBIT 400KHZ 8MSOP
XC6VLX75T-L1FFG484C IC FPGA VIRTEX 6 74K 484FFGBGA
XC6VLX75T-2FFG484C IC FPGA VIRTEX 6 74K 484FFGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50-1FFG1153C 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-1FFG1153C4113 制造商:Xilinx 功能描述:
XC5VLX50-1FFG1153CES 功能描述:IC FPGA VIRTEX-5 ES 50K 1153FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱(chēng):122-1789
XC5VLX50-1FFG1153I 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-1FFG324C 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門(mén)數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)