參數(shù)資料
型號(hào): XC5VLX30-3FFG324C
廠商: Xilinx Inc
文件頁數(shù): 22/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 30K 324FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 2400
邏輯元件/單元數(shù): 30720
RAM 位總計(jì): 1179648
輸入/輸出數(shù): 220
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 324-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 324-FCBGA(19x19)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-AFX-FF324-500-G-ND - BOARD DEV VIRTEX 5 FF324
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
29
Dedicated Arithmetic Logic
DSP48E Quad 12-bit Adder/Subtracter
550
500
450
MHz
DSP48E Dual 24-bit Adder/Subtracter
550
500
450
MHz
DSP48E 48-bit Adder/Subtracter
550
500
450
MHz
DSP48E 48-bit Counter
550
500
450
MHz
DSP48E 48-bit Comparator
550
500
450
MHz
DSP48E 25 x 18 bit Pipelined Multiplier
550
500
450
MHz
DSP48E Direct 4-tap FIR Filter Pipelined
510
458
397
MHz
DSP48E Systolic n-tap FIR Filter Pipelined
550
500
450
MHz
Notes:
1.
Device used is the XC5VLX50T- FF1136
Table 53: Interface Performances
Description
Speed Grade
-3
-2
-1
Networking Applications
SFI-4.1 (SDR LVDS Interface)(1)
710 MHz
645 MHz
SPI-4.2 (DDR LVDS Interface)(2)
1.25 Gb/s
1.0 Gb/s
Memory Interfaces
DDR(3)
200 MHz
DDR2(4)
333 MHz
300 MHz
267 MHz
QDR II SRAM(5)
300 MHz
250 MHz
RLDRAM II(6)
333 MHz
300 MHz
250 MHz
Notes:
1.
Performance defined using design implementation described in application note XAPP856: SFI-4.1 16-Channel SDR Interface with Bus
Alignment
2.
Performance defined using design implementation described in application note XAPP860: 16-Channel, DDR LVDS Interface with Real-time
Window Monitoring
3.
Performance defined using design implementation described in application note XAPP851: DDR SDRAM Controller
4.
Performance defined using design implementation described in application note XAPP858: High-Performance DDR2 SDRAM Interface Data
Capture
5.
Performance defined using design implementation described in application note XAPP853: QDRII SRAM Interface
6.
Performance defined using design implementation described in application note XAPP852: Synthesizable RLDRAM II Controller
Table 52: Register-to-Register Performance (Cont’d)
Description
Register-to-Register (with I/O Delays)
Units
Speed Grade
-3
-2
-1
相關(guān)PDF資料
PDF描述
746881-1 CONN SCREW RETAINERS MALE 2PC
24LC1026T-E/SM IC EEPROM 1024KB 400KHZ 8SOIJ
24LC1026-E/SM IC EEPROM 1024KB 400KHZ 8SOIJ
XC5VLX30-3FF324C IC FPGA VIRTEX-5 30K 324FBGA
24LC1025-E/SM IC EEPROM 1MBIT 400KHZ 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX30-3FFG676C 功能描述:IC FPGA VIRTEX-5 30K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX30T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX30T-1FF323C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 30720 CELLS 65NM 1V 323FCFBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 172 I/O 323FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX5LX 20K 323-FCBGA
XC5VLX30T-1FF323I 功能描述:IC FPGA VIRTEX-5LXT 323FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX30T-1FF665C 制造商:Xilinx 功能描述:FPGA VIRTEX-5 30720 CELLS 65NM 1V 665FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 665FCBGA 制造商:Xilinx 功能描述:IC FPGA VIRTEX5LX 20K 665-FCBGA