參數(shù)資料
型號: XC5VLX110-3FFG676C
廠商: Xilinx Inc
文件頁數(shù): 89/91頁
文件大小: 0K
描述: IC FPGA VIRTEX-5 110K 676FBGA
標準包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 8640
邏輯元件/單元數(shù): 110592
RAM 位總計: 4718592
輸入/輸出數(shù): 440
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 676-BBGA,F(xiàn)CBGA
供應商設備封裝: 676-FCBGA(27x27)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML523-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
9
LVPECL DC Specifications (LVPECL_25)
These values are valid when driving a 100
Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The
VOH levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode
ranges. Table 11 summarizes the DC output specifications of LVPECL. For more information on using LVPECL
, see UG190:
Virtex-5 FPGA User Guide, Chapter 6, SelectIO Resources.
PowerPC 440 Switching Characteristics
Consult the Embedded Processor Block in Virtex-5 FPGAs Reference Guide for further information.
Table 11: LVPECL DC Specifications
Symbol
DC Parameter
Min
Typ
Max
Units
VOH
Output High Voltage
VCC – 1.025
1.545
VCC –0.88
V
VOL
Output Low Voltage
VCC – 1.81
0.795
VCC –1.62
V
VICM
Input Common-Mode Voltage
0.6
2.2
V
VIDIFF
Differential Input Voltage(1,2)
0.100
1.5
V
Notes:
1.
Recommended input maximum voltage not to exceed VCCO +0.2V.
2.
Recommended input minimum voltage not to go below –0.5V.
Table 12: Processor Block Switching Characteristics
Clock Name
Description
Speed Grade
Units
-3
-2
-1
CPMC440CLK
CPU clock
550
475
400
MHz
CPMINTERCONNECTCLK
Xbar clock
366.6
316.6
266.6
MHz
CPMPPCS0PLBCLK
Slave 0 PLB clock(1)
183.3
158.3
133.3
MHz
CPMPPCS1PLBCLK
Slave 1 PLB clock(1)
183.3
158.3
133.3
MHz
CPMPPCMPLBCLK
Master PLB clock(1)
183.3
158.3
133.3
MHz
CPMMCCLK
Memory interface clock(1)(2)
366.6
316.6
266.6
MHz
CPMFCMCLK
FCM clock(1)
275
237.5
200
MHz
CPMDCRCLK
FPGA logic DCR clock(1)
183.3
158.3
133.3
MHz
CPMDMA0LLCLK
DMA0 LL clock(1)
250
200
MHz
CPMDMA1LLCLK
DMA1 LL clock(1)
250
200
MHz
CPMDMA2LLCLK
DMA2 LL clock(1)
250
200
MHz
CPMDMA3LLCLK
DMA3 LL clock(1)
250
200
MHz
JTGC440TCK
JTAG clock
50
MHz
CPMC440TIMERCLOCK
Timer clock
275
237.5
200
MHz
Notes:
1.
Typical bus frequencies are provided for reference only, actual frequencies are user-design dependent.
2.
Refer to DS567 for maximum clock speed of designs using the DDR2 Memory Controller for PowerPC 440 Processors.
相關PDF資料
PDF描述
XC5VLX110-3FF676C IC FPGA VIRTEX-5 110K 676FBGA
XC5VLX110-2FFG676I IC FPGA VIRTEX-5 110K 676FBGA
IDT71V124SA12TYG8 IC SRAM 1MBIT 12NS 32SOJ
XC5VLX110-2FF676I IC FPGA VIRTEX-5 110K 676FBGA
XCV1000E-7FG1156C IC FPGA 1.8V C-TEMP 1156-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC5VLX110T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VLX110T-1FF1136C 功能描述:IC FPGA VIRTEX-5 110K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX110T-1FF1136CES 制造商:Xilinx 功能描述:
XC5VLX110T-1FF1136I 功能描述:IC FPGA VIRTEX-5 110K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX110T-1FF1738C 功能描述:IC FPGA VIRTEX-5 110K 1738FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)