- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1973 > XC56L307VL160 (Freescale Semiconductor)IC DSP 24BIT FIXED POINT 196-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC56L307VL160 |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 2/4頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT FIXED POINT 196-BGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 系列： | DSP563xx |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，SSI，SCI |
| 時(shí)鐘速率： | 160MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤(pán) |
DSP56L307 Product Brief, Rev. 2
2
Freescale Semiconductor
Features
Table 1 lists the features of the DSP56L307 device.
Table 1. DSP56L307 Features
Feature
Description
High-Performance
DSP56300 Core
160 million multiply-accumulates per second (MMACS) (321 MMACS using the EFCOP in filtering
applications) with a 160 MHz clock at 1.8 V core and 3.3 V I/O
Object code compatible with the DSP56000 core with highly parallel instruction set
Data arithmetic logic unit (Data ALU) with fully pipelined 24
× 24-bit parallel multiplier-accumulator (MAC),
56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional
ALU instructions, and 24-bit or 16-bit arithmetic support under software control
Program control unit (PCU) with position-independent code (PIC) support, addressing modes optimized for
DSP applications (including immediate offsets), internal instruction cache controller, internal memory-
expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts
Direct memory access (DMA) with six DMA channels supporting internal and external accesses; one-, two-
and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and
triggering from interrupt lines and all peripherals
Phase-lock loop (PLL) allows change of low-power divide factor (DF) without loss of lock and output clock
with skew elimination
Hardware debugging support including on-chip emulation (OnCE) module, Joint Test Action Group (JTAG)
test access port (TAP)
Enhanced Filter
Coprocessor (EFCOP)
Internal 24
× 24-bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core
Operation at the same frequency as the core (up to 160 MHz)
Support for a variety of filter modes, some of which are optimized for cellular base station applications:
Real finite impulse response (FIR) with real taps
Complex FIR with complex taps
Complex FIR generating pure real or pure imaginary outputs alternately
A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16
Direct form 1 (DFI) Infinite Impulse Response (IIR) filter
Direct form 2 (DFII) IIR filter
Four scaling factors (1, 4, 8, 16) for IIR output
Adaptive FIR filter with true least mean square (LMS) coefficient updates
Adaptive FIR filter with delayed LMS coefficient updates
Internal Peripherals
Enhanced 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides
glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs
Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows
six-channel home theater)
Serial communications interface (SCI) with baud rate generator
Triple timer module
Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are
enabled
Internal Memories
192
× 24-bit bootstrap ROM
192 K
× 24-bit RAM total
Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable:
:
Program RAM
Size
Instruction
Cache Size
X Data RAM
Size*
Y Data RAM
Size*
Instruction
Cache
Switch
Mode
MSW1
MSW0
16 K
× 24-bit
0
24 K
× 24-bit
24 K
× 24-bit
disabled
0/1
15 K
× 24-bit
1024
× 24-bit
24 K
× 24-bit
24 K
× 24-bit
enabled
disabled
0/1
48 K
× 24-bit
0
8 K
× 24-bit
8 K
× 24-bit
disabled
enabled
0
47 K
× 24-bit
1024
× 24-bit
8 K
× 24-bit
8 K
× 24-bit
enabled
0
40 K
× 24-bit
0
12 K
× 24-bit
12 K
× 24-bit
disabled
enabled
0
1
39 K
× 24-bit
1024
× 24-bit
12 K
× 24-bit
12 K
× 24-bit
enabled
0
1
32 K
× 24-bit
0
16 K
× 24-bit
16 K
× 24-bit
disabled
enabled
1
0
31 K
× 24-bit
1024
× 24-bit
16 K
× 24-bit
16 K
× 24-bit
enabled
1
0
24 K
× 24-bit
0
20 K
× 24-bit
20 K
× 24-bit
disabled
enabled
1
23 K
× 24-bit
1024
× 24-bit
20 K
× 24-bit
20 K
× 24-bit
enabled
1
*Includes 4 K
× 24-bit shared memory (that is, memory shared by the core and the EFCOP)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5VLX220T-1FFG1136I | IC FPGA VIRTEX-5 220K 1136FBGA |
| XC5VSX35T-X1FFG665C | IC FPGA VIRTEX 5 35K 665FFGBGA |
| XC6SLX150T-3FG900I | IC FPGA SPARTAN 6 900FGGBGA |
| XC6SLX75T-4FGG676C | IC FPGA SPARTAN 6 74K 676FGGBGA |
| XC6VCX240T-2FFG1156I | IC FPGA VIRTEX 6 241K 1156FFGBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5A0122 | 制造商:Omron Electronic Components LLC 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk 制造商:Omron Electronic Components LLC 功能描述:CONNECTR 100POS RT-ANGL TERM DIN 制造商:Omron Electronic Components LLC 功能描述:Conn DIN 41612 PL 100 POS 2.54mm Solder RA Thru-Hole |
| XC5A-0122 | 功能描述:DIN 41612 連接器 CONNECTOR RoHS:否 制造商:HARTING 系列:har-bus 64 產(chǎn)品類型:Plugs 排數(shù):5 位置/觸點(diǎn)數(shù)量:160 安裝角:Right 類型:Shrouded Header 端接類型:Solder 外殼材料: 觸點(diǎn)材料: 觸點(diǎn)電鍍: |
| XC5A-0122BYOMR | 制造商:Omron Corporation 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk |
| XC5A01821 | 制造商:Omron Electronic Components LLC 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk 制造商:Omron Electronic Components LLC 功能描述:CONNECTR 100POS RT-ANGL TERM DIN 制造商:Omron Electronic Components LLC 功能描述:Conn DIN 41612 PL 100 POS 2.54mm Solder RA Thru-Hole |
| XC5A-0182-1 | 功能描述:DIN 41612 連接器 CONNECTOR RoHS:否 制造商:HARTING 系列:har-bus 64 產(chǎn)品類型:Plugs 排數(shù):5 位置/觸點(diǎn)數(shù)量:160 安裝角:Right 類型:Shrouded Header 端接類型:Solder 外殼材料: 觸點(diǎn)材料: 觸點(diǎn)電鍍: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。