參數(shù)資料
型號(hào): XC5206-4VQ100I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場(chǎng)可編程門(mén)陣列(FPGA)
文件頁(yè)數(shù): 46/73頁(yè)
文件大?。?/td> 598K
代理商: XC5206-4VQ100I
R
XC5200 Series Field Programmable Gate Arrays
7-128
November 5, 1998 (Version 5.2)
XC5200 Global Buffer Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
XC5200 Longline Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Speed Grade
-6
-5
-4
-3
Description
Symbol
Device
Max
(ns)
9.1
9.3
9.4
9.4
10.5
Max
(ns)
8.5
8.7
8.8
8.8
9.9
Max
(ns)
8.0
8.2
8.3
8.5
9.8
Max
(ns)
6.9
7.6
7.7
7.7
9.6
Global Signal Distribution
From pad through global buffer, to any clock (CK)
T
BUFG
XC5202
XC5204
XC5206
XC5210
XC5215
Speed Grade
-6
-5
-4
-3
Description
Symbol
Device
Max
(ns)
6.0
6.4
6.6
6.6
7.3
Max
(ns)
3.8
4.1
4.2
4.2
4.6
Max
(ns)
3.0
3.2
3.3
3.3
3.8
Max
(ns)
2.0
2.3
2.7
2.9
3.2
TBUF driving a Longline
TS
I
TBUF
I to Longline, while TS is Low; i.e., buffer is constantly ac-
tive
TS going Low to Longline going from floating High or Low
to active Low or High
T
IO
XC5202
XC5204
XC5206
XC5210
XC5215
T
ON
XC5202
XC5204
XC5206
XC5210
XC5215
XC52xx
7.8
8.3
8.4
8.4
8.9
3.0
5.6
5.9
6.0
6.0
6.3
2.8
4.7
4.9
5.0
5.0
5.3
2.6
4.0
4.3
4.4
4.4
4.5
2.4
TS going High to TBUF going inactive, not driving
Longline
Note:
1. Die-size-dependent parameters are based upon XC5215 characterization. Production specifications will vary with array
size.
T
OFF
O
相關(guān)PDF資料
PDF描述
XC5206-5PC84I Field Programmable Gate Array (FPGA)
XC5206-6PC84I Field Programmable Gate Array (FPGA)
XC5206-6PQ100I Field Programmable Gate Array (FPGA)
XC5206-6PQ160I Field Programmable Gate Array (FPGA)
XC5206-6PQ208I Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5206-4VQ64C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XC5206-5BG225C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XC5206-5BG352C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XC5206-5HQ208C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XC5206-5HQ240C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays