參數(shù)資料
型號: XC5206-4PQ208I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 35/73頁
文件大?。?/td> 598K
代理商: XC5206-4PQ208I
R
November 5, 1998 (Version 5.2)
7-117
XC5200 Series Field Programmable Gate Arrays
7
.
Note:
1. At power-up, V
must rise from 2.0 V to V
CC
min in less then 25 ms, otherwise delay configuration by pulling PROGRAM
Low until V
is Valid.
2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Figure 32: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 T
DRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 T
RAC
7 CCLKs
CCLK
3 T
RCD
Byte n - 1
X6078
Description
Symbol
Min
0
60
0
Max
200
Units
ns
ns
ns
CCLK
Delay to Address valid
Data setup time
Data hold time
1
2
3
T
RAC
T
DRC
T
RCD
相關(guān)PDF資料
PDF描述
XC5206-4TQ144I Field Programmable Gate Array (FPGA)
XC5206-4TQ176I Field Programmable Gate Array (FPGA)
XC5206-4VQ100I Field Programmable Gate Array (FPGA)
XC5206-5PC84I Field Programmable Gate Array (FPGA)
XC5206-6PC84I Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5206-4PQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-4TQ144C 制造商:Xilinx 功能描述:
XC5206-4TQ144I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5206-4TQ176C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-4TQ176I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)