參數(shù)資料
型號: XC4VLX25-10FFG668C
廠商: Xilinx Inc
文件頁數(shù): 5/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 24K 668-FCBGA
標準包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 2688
邏輯元件/單元數(shù): 24192
RAM 位總計: 1327104
輸入/輸出數(shù): 448
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 668-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 668-FCBGA
配用: 807-1004-ND - DAUGHTER CARD WITH VIRTEX-4
HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668
122-1523-ND - EVALUATION PLATFORM VIRTEX-4
其它名稱: 122-1488
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
13
Since individual family members are produced at different
times, the migration from one category to another depends
completely on the status of the fabrication process for each
device.
All specifications are always representative of worst-case
supply voltage and junction temperature conditions.
Testing of Switching Characteristics
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotate to the
simulation net list. Unless otherwise noted, values apply to
all Virtex-4 devices.
PowerPC Switching Characteristics
Consult the PowerPC 405 Processor Block Reference Guide for further information.
Table 15: PowerPC 405 Processor Clocks Absolute AC Characteristics
Description
Speed Grade
Units
-12
-11
-10
MinMax
Characteristics when APU Not Used
CPMC405CLOCK frequency(1,4)
0450
0400
0350
MHz
CPMDCRCLK(3)
0450
0400
0350
MHz
CPMFCMCLK(3)
NA
MHz
JTAGC405TCK frequency(2)
0225
0200
0175
MHz
PLBCLK(3)
0450
0400
0350
MHz
BRAMDSOCMCLK(3)
0450
0400
0350
MHz
BRAMISOCMCLK(3)
0450
0400
0350
MHz
Characteristics when APU Used
CPMC405CLOCK frequency(1,4)
0333
0275
0233
MHz
CPMDCRCLK(3)
0333
0275
0233
MHz
CPMFCMCLK(3)
0333
0275
0233
MHz
JTAGC405TCK frequency(2)
0166.5
0137.5
0116.5
MHz
PLBCLK(3)
0333
0275
0233
MHz
BRAMDSOCMCLK(3)
0333
0275
0233
MHz
BRAMISOCMCLK(3)
0333
0275
0233
MHz
Notes:
1.
Worst-case DCM output clock jitter is included in these specifications.
2.
The theoretical maximum frequency of this clock is one-half the CPMC405CLOCK. However, the achievable maximum is system dependent, and will
be much less.
3.
The theoretical maximum frequency of these clocks is equal to the CPMC405CLOCK. Integer clock ratios are required for the CPMC405CLOCK and
BRAMDSOCMCLK, CPMC405CLOCK and BRAMISOCMCLK, CPMC405CLOCK and CPMDCRCLK, CPMC405CLOCK and CPMFCMCLK, and
CPMC405CLOCK and PLBCLK. The integer ratios can be different for each interface. However, the achievable maximum is system dependent.
4.
Maximum operating frequency of CPMC405CLOCK is specified with the input pin TIEC405DISOPERANDFWD connected to a logic 1.
相關(guān)PDF資料
PDF描述
GEM06DTAD CONN EDGECARD 12POS R/A .156 SLD
XC3SD3400A-4CSG484LI IC FPGA SPARTAN 3 DSP 484CSGBGA
FAN2514S33X IC REG LDO 3.3V .2A SOT23-5
XC6SLX75-2CSG484C IC FPGA SPARTAN 6 74K 484CSGBGA
FAN2514S28X IC REG LDO 2.8V .2A SOT23-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX25-10FFG668I 功能描述:IC FPGA VIRTEX-4 LX 25K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX25-10FFG676C 功能描述:IC FPGA VIRTEX-4 LX 25K 676-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4VLX25-10FFG676I 功能描述:IC FPGA VIRTEX-4 LX 25K 676-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4VLX25-10SF363C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 24192 CELLS 90NM 1.2V 363FCBGA - Trays
XC4VLX25-10SF363I 功能描述:IC FPGA VIRTEX-4LX 363FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5