- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4214 > XC4VFX60-10FF672I (Xilinx Inc)IC FPGA VIRTEX-4FX 672FFBGA PDF資料下載
參數(shù)資料
| 型號： | XC4VFX60-10FF672I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX-4FX 672FFBGA |
| 標準包裝： | 40 |
| 系列： | Virtex®-4 FX |
| LAB/CLB數(shù)： | 6320 |
| 邏輯元件/單元數(shù)： | 56880 |
| RAM 位總計： | 4276224 |
| 輸入/輸出數(shù)： | 352 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 672-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 672-FCBGA（27x27） |
DS112 (v3.1) August 30, 2010
Product Specification
1
Copyright 2004–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. All other trademarks are the property of their respective owners.
`
General Description
Combining Advanced Silicon Modular Block (ASMBL) architecture with a wide variety of flexible features, the Virtex-4
family from Xilinx greatly enhances programmable logic design capabilities, making it a powerful alternative to ASIC
technology. Virtex-4 FPGAs comprise three platform families—LX, FX, and SX—offering multiple feature choices and
combinations to address all complex applications. The wide array of Virtex-4 FPGA hard-IP core blocks includes the
PowerPC processors (with a new APU interface), tri-mode Ethernet MACs, 622 Mb/s to 6.5 Gb/s serial transceivers,
dedicated DSP slices, high-speed clock management circuitry, and source-synchronous interface blocks. The basic Virtex-4
FPGA building blocks are enhancements of those found in the popular Virtex, Virtex-E, Virtex-II, Virtex-II Pro, and
Virtex-II Pro X product families, so previous-generation designs are upward compatible. Virtex-4 devices are produced on a
state-of-the-art 90 nm copper process using 300 mm (12-inch) wafer technology.
Summary of Virtex-4 Family Features
Three Families — LX/SX/FX
-
Virtex-4 LX: High-performance logic applications solution
-
Virtex-4 SX: High-performance solution for digital signal
processing (DSP) applications
-
Virtex-4 FX: High-performance, full-featured solution for
embedded platform applications
Xesium Clock Technology
-
Digital clock manager (DCM) blocks
-
Additional phase-matched clock dividers (PMCD)
-
Differential global clocks
XtremeDSP Slice
-
18 x 18, two’s complement, signed Multiplier
-
Optional pipeline stages
-
Built-in Accumulator (48-bit) and Adder/Subtracter
Smart RAM Memory Hierarchy
-
Distributed RAM
-
Dual-port 18-Kbit RAM blocks
Optional pipeline stages
Optional programmable FIFO logic automatically
remaps RAM signals as FIFO signals
-
High-speed memory interface supports DDR and DDR-2
SDRAM, QDR-II, and RLDRAM-II.
SelectIO Technology
-
1.5V to 3.3V I/O operation
-
Built-in ChipSync source-synchronous technology
-
Digitally controlled impedance (DCI) active termination
-
Fine grained I/O banking (configuration in one bank)
Flexible Logic Resources
Secure Chip AES Bitstream Encryption
90 nm Copper CMOS Process
1.2V Core Voltage
Flip-Chip Packaging including Pb-Free Package
Choices
RocketIO 622 Mb/s to 6.5 Gb/s Multi-Gigabit
Transceiver (MGT) [FX only]
IBM PowerPC RISC Processor Core [FX only]
-
PowerPC 405 (PPC405) Core
-
Auxiliary Processor Unit Interface (User Coprocessor)
Multiple Tri-Mode Ethernet MACs [FX only]
0
Virtex-4 Family Overview
DS112 (v3.1) August 30, 2010
00
Product Specification
R
Table 1: Virtex-4 FPGA Family Members
Device
Configurable Logic Blocks (CLBs)(1)
XtremeDSP
Slices(2)
Block RAM
DCMs PMCDs
PowerPC
Processor
Blocks
Ethernet
MACs
RocketIO
Transceiver
Blocks
Total
I/O
Banks
Max
User
I/O
Array(3)
Row x Col
Logic
Cells
Slices
Max
Distributed
RAM (Kb)
18 Kb
Blocks
Max
Block
RAM (Kb)
XC4VLX15
64 x 24
13,824
6,144
96
32
48
864
4
0
N/A
9
320
XC4VLX25
96 x 28
24,192
10,752
168
48
72
1,296
8
4
N/A
11
448
XC4VLX40
128 x 36
41,472
18,432
288
64
96
1,728
8
4
N/A
13
640
XC4VLX60
128 x 52
59,904
26,624
416
64
160
2,880
8
4
N/A
13
640
XC4VLX80
160 x 56
80,640
35,840
560
80
200
3,600
12
8
N/A
15
768
XC4VLX100
192 x 64
110,592
49,152
768
96
240
4,320
12
8
N/A
17
960
XC4VLX160
192 x 88
152,064
67,584
1056
96
288
5,184
12
8
N/A
17
960
XC4VLX200 192 x 116 200,448
89,088
1392
96
336
6,048
12
8
N/A
17
960
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5VSX50T-1FFG665I | IC FPGA VIRTEX-5 50K 665FCBGA |
| XC5VSX50T-1FF665I | IC FPGA VIRTEX-5 50K 665FCBGA |
| XCV600E-8FG676C | IC FPGA 1.8V C-TEMP 676-FBGA |
| XCV600E-8BG560C | IC FPGA 1.8V C-TEMP 560-MBGA |
| XCV600E-8BG432C | IC FPGA 1.8V C-TEMP 432-MBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4VFX60-10FF672I4012 | 制造商:Xilinx 功能描述: |
| XC4VFX60-10FF672IES1 | 制造商:Xilinx 功能描述: |
| XC4VFX60-10FF672IES4 | 制造商:Xilinx 功能描述: |
| XC4VFX60-10FF672IES4A | 制造商:Xilinx 功能描述: |
| XC4VFX60-10FFG1152C | 功能描述:IC FPGA VIRTEX-4 FX 60K 1152FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復。