參數(shù)資料
型號: XC4044XL-3HQ304C
廠商: Xilinx Inc
文件頁數(shù): 58/68頁
文件大小: 0K
描述: IC FPGA C-TEMP 3.3V 3SPD 304HQFP
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標準包裝: 12
系列: XC4000E/X
LAB/CLB數(shù): 1600
邏輯元件/單元數(shù): 3800
RAM 位總計: 51200
輸入/輸出數(shù): 256
門數(shù): 44000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 304-BFQFP 裸露焊盤
供應商設(shè)備封裝: 304-PQFP(40x40)
R
May 14, 1999 (Version 1.6)
6-65
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics
0
DOUT
CCLK
1
2
345
6
7
BYTE
0
BYTE
1
BYTE 0 OUT
BYTE 1 OUT
RDY/BUSY
INIT
1
0
X6096
Description
Symbol
Min
Max
Units
CCLK
INIT (High) setup time
TIC
5
s
D0 - D7 setup time
TDC
60
ns
D0 - D7 hold time
TCD
0ns
CCLK High time
TCCH
50
ns
CCLK Low time
TCCL
60
ns
CCLK Frequency
FCC
8
MHz
Notes:
1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the
rst data byte on the second rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every
eighth consecutive rising edge of CCLK.
2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does
not require such a response.
3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore,
additional CCLK pulses are clearly required after the last byte has been loaded.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4044XL-3HQ240I IC FPGA I-TEMP 3.3V 3SPD 240HQFP
65801-117LF CLINCHER RECEPTACLE ASSY TIN
XC4044XL-3HQ240C IC FPGA C-TEMP 3.3V 3SPD 240HQFP
XC4044XL-3HQ208I IC FPGA I-TEMP 3.3V 3SPD 208HQFP
65801-021LF CLINCHER RECEPTACLE ASS'-Y-TIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4044XL-3HQ304I 功能描述:IC FPGA I-TEMP 3.3V 3SPD 304HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4044XLA-07BG352C 制造商:Xilinx 功能描述:
XC4044XLA-07HQ208C 制造商:Xilinx 功能描述:
XC4044XLA-07HQ304C 制造商:Xilinx 功能描述:
XC4044XLA08HQ208C 制造商:Xilinx 功能描述: