參數(shù)資料
型號: XC4044XL-2HQ160C
廠商: Xilinx Inc
文件頁數(shù): 18/68頁
文件大?。?/td> 0K
描述: IC FPGA C-TEMP 3.3V 2SPD 160HQFP
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標準包裝: 24
系列: XC4000E/X
LAB/CLB數(shù): 1600
邏輯元件/單元數(shù): 3800
RAM 位總計: 51200
輸入/輸出數(shù): 129
門數(shù): 44000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 160-BQFP 裸露焊盤
供應商設備封裝: 160-PQFP(28x28)
R
May 14, 1999 (Version 1.6)
6-29
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Table 14: Routing per CLB in XC4000 Series Devices
Programmable Switch Matrices
The horizontal and vertical single- and double-length lines
intersect at a box called a programmable switch matrix
(PSM). Each switch matrix consists of programmable pass
transistors used to establish connections between the lines
For example, a single-length signal entering on the right
side of the switch matrix can be routed to a single-length
line on the top, left, or bottom sides, or any combination
thereof, if multiple branches are required. Similarly, a dou-
ble-length signal can be routed to a double-length line on
any or all of the other three edges of the programmable
switch matrix.
Single-Length Lines
Single-length lines provide the greatest interconnect exi-
bility and offer fast routing between adjacent blocks. There
are eight vertical and eight horizontal single-length lines
associated with each CLB. These lines connect the switch-
ing matrices that are located in every row and a column of
CLBs.
Single-length lines are connected by way of the program-
mable switch matrices, as shown in Figure 28. Routing
connectivity is shown in Figure 27.
Single-length lines incur a delay whenever they go through
a switching matrix. Therefore, they are not suitable for rout-
ing signals for long distances. They are normally used to
conduct signals within a localized area and to provide the
branching for nets with fanout greater than one.
x5994
Quad
Single
Double
Long
Direct
Connect
Long
CLB
Long
Global
Clock
Long
Double Single
Global
Clock
Carry
Chain
Direct
Connect
Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)
XC4000E
XC4000X
Vertical Horizontal Vertical Horizontal
Singles
8
Doubles
4
Quads
0
12
Longlines
6
10
6
Direct
Connects
00
2
Globals
4
0
8
0
Carry Logic
2
0
1
0
Total
24
18
45
32
Six Pass Transistors
Per Switch Matrix
Interconnect Point
Singles
Double
Singles
Double
X6600
Figure 26: Programmable Switch Matrix (PSM)
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
KMPC850DECVR66BU IC MPU PWRQUICC 66MHZ 256-PBGA
RMC40DTEH CONN EDGECARD 80POS .100 EYELET
IDT70V9389L9PRFI8 IC SRAM 1.125MBIT 9NS 128TQFP
KMPC8343EZQAGD IC MPU PWRQUICC II 620-PBGA
ASM28DREN CONN EDGECARD 56POS .156 EYELET
相關代理商/技術參數(shù)
參數(shù)描述
XC4044XL-2HQ160I 功能描述:IC FPGA I-TEMP 3.3V 2SPD 160HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4044XL2HQ208C 制造商:XILINX 功能描述:*
XC4044XL-2HQ208C 功能描述:IC FPGA C-TEMP 3.3V 2SPD 208HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4044XL-2HQ208I 功能描述:IC FPGA I-TEMP 3.3V 2SPD 208HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4044XL2HQ240 制造商:n/a 功能描述:_