- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300145 > XC4013XLA (Xilinx, Inc.) XC4000XLA/XV Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號： | XC4013XLA |
| 廠商： | Xilinx, Inc. |
| 英文描述： | XC4000XLA/XV Field Programmable Gate Arrays |
| 中文描述： | XC4000XLA/XV現(xiàn)場可編程門陣列 |
| 文件頁數(shù)： | 4/4頁 |
| 文件大?。?/td> | 21K |
| 代理商： | XC4013XLA |
4
XC4000E Logic Cell Array Family
ADVANCE
INFORMATION
Speed Grade
-4
-3
-2
Description
Symbol
Min
Max
Min Max
Min Max Units
Combinatorial Delays
F/G inputs to X/Y outputs
T
ILO
2.0
ns
F/G inputs via H’ to X/Y outputs
T
IHO
3.6
ns
C inputs via H’ to X/Y outputs
T
HHO
2.9
ns
CLB Fast Carry Logic
Operand inputs (F1,F2,G1,G4) to COUT
T
OPCY
2.6
ns
Add/Subtract input (F3) to COUT
T
ASCY
4.4
ns
Initialization inputs (F1,F3) to COUT
T
INCY
1.7
ns
C
IN through function generators to X/Y outputs
T
SUM
3.3
ns
C
IN to COUT, bypass function generators.
T
BYP
0.7
ns
Sequential Delays
Clock K to outputs Q
T
CKO
2.4
ns
Set-up Time before Clock K
F/G inputs
T
ICK
2.3
ns
F/G inputs via H’
T
IHCK
4.0
ns
C inputs via H1
T
HHCK
3.3
ns
C inputs via DIN
T
DICK
1.9
ns
C inputs via EC
T
ECCK
2.6
ns
C inputs via S/R, going Low (inactive)
T
RCK
1.7
ns
C
IN
input via F'/G'
T
CCK
ns
C
IN
input via F'/G' and H'
T
CHCK
ns
Hold Time after Clock K
F/G inputs
T
CKI
0ns
F/G inputs via H’
T
CKIH
0ns
C inputs via H1
T
CKHH
0ns
C inputs via DIN
T
CKDI
0ns
C inputs via EC
T
CKEC
0ns
C inputs via S/R, going Low (inactive)
T
CKR
0ns
Clock
Clock High time
T
CH
4.0
ns
Clock Low time
T
CL
4.0
ns
Set/Reset Direct
Width (High)
T
RPW
4.0
ns
Delay from C inputs via S/R, going High to Q
T
RIO
4.0
ns
Master Set/Reset*
Width (High or Low)
T
MRW
18.9
ns
Delay from Global Set/Reset net to Q
T
MRQ
14.4
ns
CLB Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
*
Timing is based on the XC4005E. For other devices see XACT timing calculator.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC4013E-3CB240C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-3CB240I | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-3CB240M | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-3HQ240M | XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013E-3PC240C | XC4000E and XC4000X Series Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4013XLA-07BG256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC4013XLA-07BG256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC4013XLA-07PQ160C | 制造商:Xilinx 功能描述: |
| XC4013XLA-07PQ160I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC4013XLA-07PQ208C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。