參數(shù)資料
型號(hào)： XC4013E-1BG225C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 52/68頁(yè)
文件大?。?/td> 0K
描述： IC FPGA C-TEMP 5V 1SPD 225-PBGA
產(chǎn)品變化通告： Product Discontinuation 28/Jul/2010
標(biāo)準(zhǔn)包裝： 1
系列： XC4000E/X
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計(jì)： 18432
輸入/輸出數(shù)： 192
門(mén)數(shù)： 13000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 225-BBGA
供應(yīng)商設(shè)備封裝： 225-PBGA
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-60
May 14, 1999 (Version 1.6)
Conguration Timing
The seven conguration modes are discussed in detail in
this section. Timing specications are included.
Slave Serial Mode
In Slave Serial mode, an external signal drives the CCLK
input of the FPGA. The serial conguration bitstream must
be available at the DIN input of the lead FPGA a short
setup time before each rising CCLK edge.
The lead FPGA then presents the preamble data—and all
data that overows the lead device—on its DOUT pin.
There is an internal delay of 0.5 CCLK periods, which
means that DOUT changes on the falling CCLK edge, and
the next FPGA in the daisy chain accepts data on the sub-
sequent rising CCLK edge.
Figure 51 shows a full master/slave system. An XC4000
Series device in Slave Serial mode should be connected as
shown in the third device from the left.
Slave Serial mode is selected by a <111> on the mode pins
(M2, M1, M0). Slave Serial is the default mode if the mode
pins are left unconnected, as they have weak pull-up resis-
tors during conguration.
Figure 52: Slave Serial Mode Programming Switching Characteristics
XC4000E/X
MASTER
SERIAL
XC4000E/X,
XC5200
SLAVE
XC3100A
SLAVE
XC1700D
PROGRAM
NOTE:
M2, M1, M0 can be shorted
to Ground if not used as I/O
NOTE:
M2, M1, M0 can be shorted
to VCC if not used as I/O
M2
M0 M1
DOUT
CCLK
CLK
VCC
+5 V
DATA
CE
CEO
VPP
RESET/OE
DONE
DIN
LDC
INIT
DONE
PROGRAM
D/P
INIT
RESET
CCLK
DIN
CCLK
DIN
DOUT
M2
M0 M1
M1
PWRDN
M0
M2
(Low Reset Option Used)
4.7 K
4.7 K
4.7 K
4.7 K
4.7 K
4.7 K
4.7 K
VCC
X9025
N/C
Figure 51: Master/Slave Serial Mode Circuit Diagram
4 TCCH
Bit n
Bit n + 1
Bit n
Bit n - 1
3 TCCO
5 TCCL
2 TCCD
1 TDCC
DIN
CCLK
DOUT
(Output)
X5379
Description
Symbol
Min
Max
Units
CCLK
DIN setup
1
TDCC
20
ns
DIN hold
2
TCCD
0ns
DIN to DOUT
3
TCCO
30
ns
High time
4
TCCH
45
ns
Low time
5
TCCL
45
ns
Frequency
FCC
10
MHz
Note: Conguration must be delayed until the INIT pins of all daisy-chained FPGAs are High.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
AMC44DRTN-S734 CONN EDGECARD 88POS DIP .100 SLD
65801-009LF CONN RCPT 9POS 2.54MM VERT TIN
AMC44DRTH-S734 CONN EDGECARD 88POS DIP .100 SLD
AMC44DREN-S734 CONN EDGECARD 88POS .100 EYELET
65801-006LF CONN RCPT 6POS 2.54MM VERT TIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4013E-1BG225I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4013E-1BG240C 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-1BG240I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-1BG240M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-1CB240C 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*