- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374985 > XC3090A-7PP175I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3090A-7PP175I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 320 CLBS, 5000 GATES, 113 MHz, PPGA175 |
| 封裝： | PLASTIC, PGA-175 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 48K |
| 代理商： | XC3090A-7PP175I |
2-164
XC3000A Logic Cell Array Family
Speed Grade
-7
-6
Description
Symbol
Max
Max
Units
Global and Alternate Clock Distribution*
Either:
Normal
IOB input pad through clock buffer
to any CLB or IOB clock input
Or:
Fast
(CMOS only) input pad through clock
buffer to any CLB or IOB clock input
T
PID
7.5
7.0
ns
T
PIDC
6.0
5.7
ns
TBUF
driving a Horizontal Longline (L.L.)*
I to L.L. while T is Low (buffer active)
T
↓
to L.L. active and valid with single pull-up resistor
T
↓
to L.L. active and valid with pair of pull-up resistors
T
↑
to L.L. High with single pull-up resistor
T
↑
to L.L. High with pair of pull-up resistors
T
IO
T
ON
T
ON
T
PUS
T
PUF
4.5
9.0
11.0
16.0
10.0
4.0
8.0
10.0
14.0
8.0
ns
ns
ns
ns
ns
BIDI
Bidirectional buffer delay
T
BIDI
1.7
1.5
ns
CLB Switching Characteristic Guidelines
Buffer (Internal) Switching Characteristic Guidelines
* Timing is based on the XC3042A, for other devices see XACT timing calculator.
1
T
ILO
CLB Output (X, Y)
(Combinatorial)
CLB Input (A,B,C,D,E)
CLB Clock
CLB Input
(Direct In)
CLB Input
(Enable Clock)
CLB Output
(Flip-Flop)
CLB Input
(Reset Direct)
CLB Output
(Flip-Flop)
8
T
CKO
X5424
13 T
T
RPW
9
T
RIO
4
T
DICK
6
T
ECCK
12 T
CL
2
T
ICK
3
T
CKI
11 T
CH
5
T
CKDI
7
T
CKEC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3330 | HardWire Logic Cell Arrays |
| XC3342 | HardWire Logic Cell Arrays |
| XC3390 | HardWire Logic Cell Arrays |
| XC33487 | Automotive Dual High Side Driver |
| XC33487D | Automotive Dual High Side Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3090A-7PQ160C | 功能描述:IC LOGIC CL ARRAY 9000GAT 160PQF RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3090A-7PQ160C0262 | 制造商:Xilinx 功能描述: |
| XC3090A-7PQ160I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PQ208C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PQ208I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。