參數(shù)資料
型號: XC3042L-8VQ100I
廠商: Xilinx Inc
文件頁數(shù): 25/76頁
文件大?。?/td> 0K
描述: IC FPGA 3.3V I-TEMP 100-VQFP
產(chǎn)品變化通告: XC3000(L) Discontinuation 01/Feb/2003
標準包裝: 90
系列: XC3000A/L
LAB/CLB數(shù): 144
RAM 位總計: 30784
輸入/輸出數(shù): 82
門數(shù): 3000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
R
November 9, 1998 (Version 3.1)
7-33
XC3000 Series Field Programmable Gate Arrays
7
Program Readback Switching Characteristics
Notes:
1. During Readback, CCLK frequency may not exceed 1 MHz.
2. RETRIG (M0 positive transition) shall not be done until after one clock following active I/O pins.
3. Readback should not be initiated until configuration is complete.
4. TCCLR is 5 s min to 15 s max for XC3000L.
1 TRTH
5
3
4
2
TCCL
TCCRD
TCCL
TRTCC
DONE/PROG
(OUTPUT)
X6116
RTRIG (M0)
CCLK(1)
VALID
READBACK OUTPUT
HI-Z
VALID
READBACK OUTPUT
M1 Input/
RDATA Output
Description
Symbol
Min
Max
Units
RTRIG
RTRIG High
1
TRTH
250
ns
CCLK
RTRIG setup
RDATA delay
High time
Low time
2
3
4
5
TRTCC
TCCRD
TCCHR
TCCLR
200
0.5
100
5
ns
s
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
AMM30DTKT-S288 CONN EDGECARD 60POS .156 EXTEND
RMC65DRXI-S734 CONN EDGECARD 130PS DIP .100 SLD
XC3042L-8VQ100C IC FPGA 3.3V C-TEMP 100-VQFP
ABB66DHAN-S621 CONN EDGECARD 132PS R/A .050 SLD
ABB66DHAD-S621 CONN EDGECARD 132PS R/A .050 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042PC84BS70C 制造商:Xilinx 功能描述:
XC3042PQ100BKJ9721 制造商:XI 功能描述:3042PQ100BK XILINX S9I7B
XC3064 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3064100PC84C 制造商:XILINX 功能描述:NEW
XC3064-100PC84C 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:Field-Programmable Gate Array, 224 Cell, 84 Pin, Plastic, PLCC