參數(shù)資料
型號(hào): XC3042A-7PC84C
廠商: Xilinx Inc
文件頁(yè)數(shù): 48/76頁(yè)
文件大小: 0K
描述: IC LOGIC CL ARRAY 4200GAT 84PLCC
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 144
RAM 位總計(jì): 30784
輸入/輸出數(shù): 74
門數(shù): 3000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC
其它名稱: 122-1025
R
XC3000 Series Field Programmable Gate Arrays
7-54
November 9, 1998 (Version 3.1)
XC3100A Absolute Maximum Ratings
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended
periods of time may affect device reliability.
XC3100A Global Buffer Switching Characteristics Guidelines
Note:
1. Timing is based on the XC3142A, for other devices see timing calculator.
The use of two pull-up resistors per longline, available on other XC3000 devices, is not a valid design option for XC3100A
devices.
Symbol
Description
Units
VCC
Supply voltage relative to GND
–0.5 to +7.0
V
VIN
Input voltage with respect to GND
–0.5 to VCC +0.5
V
VTS
Voltage applied to 3-state output
–0.5 to VCC +0.5
V
TSTG
Storage temperature (ambient)
–65 to +150
°C
TSOL
Maximum soldering temperature (10 s @ 1/16 in.)
+260
°C
TJ
Junction temperature plastic
+125
°C
Junction temperature ceramic
+150
°C
Speed Grade
-4-3-2-1
-09
Description
Symbol
Max
Units
Global and Alternate Clock Distribution1
Either: Normal IOB input pad through clock buffer
to any CLB or IOB clock input
Or: Fast (CMOS only) input pad through clock
buffer to any CLB or IOB clock input
TPID
TPIDC
6.5
5.1
5.6
4.3
4.7
3.7
4.3
3.5
3.9
3.1
ns
TBUF driving a Horizontal Longline (L.L.)1
I to L.L. while T is Low (buffer active)
(XC3100)
(XC3100A)
T
↓ to L.L. active and valid with single pull-up resistor
T
↓ to L.L. active and valid with pair of pull-up resistors
T
↑ to L.L. High with single pull-up resistor
T
↑ to L.L. High with pair of pull-up resistors
TIO
TON
TPUS
TPUF
3.7
3.6
5.0
6.5
13.5
10.5
3.1
4.2
5.7
11.4
8.8
3.1
4.2
5.7
11.4
8.1
2.9
4.0
5.5
10.4
7.1
2.1
3.1
4.6
8.9
5.9
ns
BIDI
Bidirectional buffer delay
TBIDI
1.2
1.0
0.9
0.85
0.75
ns
Prelim
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3030A-7PQ100C IC LOGIC CL ARRAY 3000GAT 100PQF
ACC50DRAN-S734 CONN EDGECARD 100PS .100 R/A PCB
ACC50DRAH-S734 CONN EDGECARD 100PS .100 R/A PCB
XC3190A-3PQ160C IC LOGIC CL ARRAY 9000GAT 160PQF
XC3164A-3PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042A-7PC84C0090 制造商:Xilinx 功能描述:
XC3042A-7PC84C0100 制造商:Xilinx 功能描述:
XC3042A-7PC84I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3042A-7PC84I0100 制造商:Xilinx 功能描述:
XC3042A-7PC84I090 制造商:Xilinx 功能描述: