參數(shù)資料
型號: XC3030A-7PQ100C
廠商: Xilinx Inc
文件頁數(shù): 34/76頁
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 3000GAT 100PQF
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC3000A/L
LAB/CLB數(shù): 100
RAM 位總計: 22176
輸入/輸出數(shù): 80
門數(shù): 2000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 100-BQFP
供應(yīng)商設(shè)備封裝: 100-QFP(14x20)
其它名稱: 122-1019
R
XC3000 Series Field Programmable Gate Arrays
7-6
November 9, 1998 (Version 3.1)
Detailed Functional Description
The perimeter of configurable Input/Output Blocks (IOBs)
provides a programmable interface between the internal
logic array and the device package pins. The array of Con-
figurable Logic Blocks (CLBs) performs user-specified logic
functions. The interconnect resources are programmed to
form networks, carrying logic signals among blocks, analo-
gous to printed circuit board traces connecting MSI/SSI
packages.
The block logic functions are implemented by programmed
look-up tables. Functional options are implemented by pro-
gram-controlled multiplexers. Interconnecting networks
between blocks are implemented with metal segments
joined by program-controlled pass transistors.
These FPGA functions are established by a configuration
program which is loaded into an internal, distributed array
of configuration memory cells. The configuration program
is loaded into the device at power-up and may be reloaded
on command. The FPGA includes logic and control signals
to implement automatic or passive configuration. Program
data may be either bit serial or byte parallel. The develop-
ment system generates the configuration program bit-
stream used to configure the device. The memory loading
process is independent of the user logic functions.
Configuration Memory
The static memory cell used for the configuration memory
in the Field Programmable Gate Array has been designed
specifically for high reliability and noise immunity. Integrity
of the device configuration memory based on this design is
assured even under adverse conditions. As shown in
Figure 3, the basic memory cell consists of two CMOS
inverters plus a pass transistor used for writing and reading
cell data. The cell is only written during configuration and
only read during readback. During normal operation, the
cell provides continuous control and the pass transistor is
off and does not affect cell stability. This is quite different
from the operation of conventional memory devices, in
which the cells are frequently read and rewritten.
P9
P8
P7
P6
P5
P4
P3
P2
GND
PWR
DN
P11
P12
P13
U61
TCL
KIN
AD
AC
AB
AA
3-State Buffers With Access
to Horizontal Long Lines
Configurable Logic
Blocks
Interconnect Area
BB
BA
Frame
Pointer
Configuration Memory
I/O Blocks
X3241
Figure 2: Field Programmable Gate Array Structure.
It consists of a perimeter of programmable I/O blocks, a core of configurable logic blocks and their interconnect resources.
These are all controlled by the distributed array of configuration program memory cells.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ACC50DRAN-S734 CONN EDGECARD 100PS .100 R/A PCB
ACC50DRAH-S734 CONN EDGECARD 100PS .100 R/A PCB
XC3190A-3PQ160C IC LOGIC CL ARRAY 9000GAT 160PQF
XC3164A-3PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
AMC36DRYN-S13 CONN EDGECARD 72POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3030A-7PQ100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3030A-7VQ100C 制造商:Xilinx 功能描述:
XC3030A-7VQ100I 制造商:Xilinx 功能描述:
XC3030A-7VQ64C 制造商:Xilinx 功能描述:
XC3030A-7VQ64I 制造商:Xilinx 功能描述: