Virtex-II Platform FPGAs: DC and Switching Characteristics
R
DS031-3 (v3.5) November 5, 2007
Module 3 of 4
Product Specification
4
General Power Supply Requirements
Proper decoupling of all FPGA power supplies is sessential.
Consult Xilinx Application Note XAPP623 for detailed infor-
mation on power distribution system design.
VCCAUX powers critical resources in the FPGA. Thus,
VCCAUX is especially susceptible to power supply noise.
Changes in VCCAUX voltage outside of 200 mV peak to peak
should take place at a rate no faster than 10 mV per milli-
second. Techniques to help reduce jitter and period distor-
tion are provided in Xilinx Answer Record 13756, available
VCCAUX can share a power plane with 3.3V VCCO, but only if
VCCO does not have excessive noise. Using simultaneously
switching output (SSO) limits are essential for keeping
power supply noise to a minimum. Refer to XAPP689, “Man-
aging Ground Bounce in Large FPGAs,” to determine the
number of simultaneously switching outputs allowed per
bank at the package level.
DC Input and Output Levels
Values for VIL and VIH are recommended input voltages.
Values for IOL and IOH are guaranteed over the recom-
mended operating conditions at the VOL and VOH test
points. Only selected standards are tested. These are cho-
sen to ensure that all standards meet their specifications.
The selected standards are tested at minimum VCCO with
the respective VOL and VOH voltage levels shown. Other
standards are sample tested.
Table 5: Minimum Power On Current Required for Virtex-II Devices
Device (mA)
XC2V40, XC2V80,
XC2V250, XC2V500
XC2V1000
XC2V1500
XC2V2000
XC2V3000
XC2V4000
XC2V6000
XC2V8000
ICCINTMIN
200
250
350
400
500
650
800
1100
ICCAUXMIN
100
ICCOMIN
50
100
Notes:
1.
Values specified for power on current parameters are Commercial Grade. For Industrial Grade values, multiply Commercial Grade
values by 1.25.
2.
ICCOMIN values listed here apply to the entire device (all banks).
Table 6: DC Input and Output Levels
Input/Output
Standard
VIL
VIH
VOL
VOH
IOL
IOH
V, Min
V, Max
V, Min
V, Max
V, Min
mA
LVTTL(1)
– 0.5
0.8
2.0
3.6
0.4
2.4
24
– 24
LVCMOS33
– 0.5
0.8
2.0
3.6
0.4
VCCO –0.4
24
– 24
LVCMOS25
– 0.5
0.7
1.7
2.7
0.4
VCCO –0.4
24
–24
LVCMOS18
– 0.5
35% VCCO
65% VCCO
1.95
0.4
VCCO –0.4
16
–16
LVCMOS15
– 0.5
35% VCCO
65% VCCO
1.7
0.4
VCCO –0.4
16
–16
PCI33_3
– 0.5
30% VCCO
50% VCCO
VCCO + 0.5
10% VCCO
90% VCCO
Note 2
PCI66_3
– 0.5
30% VCCO
50% VCCO
VCCO + 0.5
10% VCCO
90% VCCO
Note 2
PCI–X
– 0.5
Note 2
GTLP
– 0.5
VREF –0.1
VREF + 0.1
VCCO + 0.5
0.6
n/a
36
n/a
GTL
– 0.5
VREF –0.05
VREF + 0.05
VCCO + 0.5
0.4
n/a
40
n/a
HSTL I
– 0.5
VREF –0.1
VREF + 0.1
VCCO + 0.5
0.4
VCCO –0.4
8
– 8
HSTL II
– 0.5
VREF –0.1
VREF + 0.1
VCCO + 0.5
0.4
VCCO –0.4
16
–16
HSTL III
– 0.5
VREF –0.1
VREF + 0.1
VCCO + 0.5
0.4
VCCO –0.4
24
–8
HSTL IV
– 0.5
VREF –0.1
VREF + 0.1
VCCO + 0.5
0.4
VCCO –0.4
48
–8