
Virtex-II Platform FPGAs: DC and Switching Characteristics
R
DS031-3 (v3.5) November 5, 2007
Module 3 of 4
Product Specification
6
Extended LVDS DC Specifications (LVDSEXT_33 & LVDSEXT_25)
LVPECL DC Specifications
These values are valid when driving a 100
Ω differential
load only, i.e., a 100
Ω resistor between the two receiver
pins. The VOH levels are 200 mV below standard LVPECL
levels and are compatible with devices tolerant of lower
common-mode ranges.
Table 10 summarizes the DC output
specifications of LVPECL. For more information on using
LVPECL
, see the Virtex-II User Guide.
Table 9: Extended LVDS DC Specifications
DC Parameter
Symbol
Conditions
Min
Typ
Max
Units
Supply Voltage
VCCO
3.3 or 2.5
V
Output High voltage for Q and Q
VOH
RT = 100 Ω across Q and Q signals
1.785
V
Output Low voltage for Q and Q
VOL
RT = 100 Ω across Q and Q signals
0.705
V
Differential output voltage (Q – Q),
Q = High (Q –Q), Q = High
VODIFF
RT = 100 Ω across Q and Q signals
440
820
mV
Output common-mode voltage
VOCM
RT = 100 Ω across Q and Q signals
1.125
1.200
1.375
V
Differential input voltage (Q – Q),
Q = High (Q –Q), Q = High
VIDIFF
Common-mode input voltage = 1.25 V
100
350
N/A
mV
Input common-mode voltage
VICM
Differential input voltage =
±350 mV
0.2
1.25
VCCO – 0.5
V
Table 10: LVPECL DC Specifications
DC Parameter
Min
Max
Min
Max
Min
Max
Units
VCCO
3.0
3.3
3.6
V
VOH
1.8
2.11
1.92
2.28
2.13
2.41
V
VOL
0.96
1.27
1.06
1.43
1.30
1.57
V
VIH
1.49
2.72
1.49
2.72
1.49
2.72
V
VIL
0.86
2.125
0.86
2.125
0.86
2.125
V
Differential Input Voltage
0.3
–
0.3
–
0.3
–
V